Cryptology ePrint Archive: Report 2019/721

Optimized SIKE Round 2 on 64-bit ARM

Hwajeong Seo and Amir Jalali and Reza Azarderakhsh

Abstract: In this work, we present the rst highly-optimized implementation of Supersingular Isogeny Key Encapsulation (SIKE) submitted to NIST's second round of post quantum standardization process, on 64-bit ARMv8 processors. To the best of our knowledge, this work is the rst optimized implementation of SIKE round 2 on 64-bit ARM over SIKEp434 and SIKEp610. The proposed library is explicitly optimized for these two security levels and provides constant-time implementation of the SIKE mechanism on ARMv8-powered embedded devices. We adapt di erent optimization techniques to reduce the total number of underlying arithmetic operations on the led level. In particular, the benchmark results on embedded processors equipped with ARM Cortex- A53@1.536GHz show that the entire SIKE round 2 key encapsulation mechanism takes only 84 ms at NIST's security level 1. Considering SIKE's extremely small key size in comparison to other candidates, our result implies that SIKE is one of the promising candidates for key encapsulation mechanism on embedded devices in the quantum era.

Category / Keywords: implementation / Post-quantum cryptography, isogeny-based cryptography, 64-bit ARM processor, ARM assembly, key encapsulation mechanism

Date: received 18 Jun 2019, last revised 18 Jun 2019

Contact author: hwajeong84 at gmail com,azarderakhsh@gmail com,amirjalali65@gmail com

Available format(s): PDF | BibTeX Citation

Version: 20190618:105203 (All versions of this report)

Short URL: ia.cr/2019/721


[ Cryptology ePrint archive ]