Paper 2021/1153

SynCirc: Efficient Synthesis of Depth-Optimized Circuits for Secure Computation

Arpita Patra, Thomas Schneider, Ajith Suresh, and Hossein Yalame

Abstract

Secure Multi-party Computation (MPC) allows to securely compute on private data. To make MPC practical, logic synthesis can be used to automatically translate a description of the function to be computed securely into optimized and error-free boolean circuits. TinyGMW (Demmler et al., CCS'15) used industry-grade hardware synthesis tools (DC, Yosys) to generate depth-optimized circuits for MPC. To evaluate their optimized circuits, they used the ABY framework (Demmler et al., NDSS'15) for secure two-party computation. The recent ABY2.0 framework (Patra et al., USENIX Security'21) presented round-efficient constructions using multi-input AND gates and improved over ABY by at least 6x in online communication for 4-input AND gate evaluation. In this work, we propose SynCirc, an efficient hardware synthesis framework designed for MPC applications. Our framework is based on Verilog and the open-source tool Yosys-ABC. It provides custom libraries and new constraints that accommodate multi-input AND gates. With this, we improve over TinyGMW by up to 3x in multiplicative depth with a corresponding improvement in online round complexity. Moreover, we provide efficient realizations of several new building blocks including comparison, multiplexers, and equality check. For these building blocks, we achieve improvements in multiplicative depth/online rounds between 22.3% and 66.7%. With these improvements, our framework makes multi-round MPC better-suited for high-latency networks such as the Internet. With respect to the look-up table based approach of Dessouky et al (NDSS’17), our framework improves the online communication by 1.3x - 18x.

Note: SynCirc is the first hardware synthesis framework for MPC to accommodate multi-input AND gates.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. Minor revision.14. IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
Keywords
Secure Function EvaluationHardware SynthesisMulti-party ComputationDepth OptimizationLogic DesignABY2.0
Contact author(s)
yalame @ encrypto cs tu-darmstadt de
History
2021-09-14: revised
2021-09-14: received
See all versions
Short URL
https://ia.cr/2021/1153
License
Creative Commons Attribution
CC BY

BibTeX

@misc{cryptoeprint:2021/1153,
      author = {Arpita Patra and Thomas Schneider and Ajith Suresh and Hossein Yalame},
      title = {SynCirc: Efficient Synthesis of Depth-Optimized Circuits for Secure Computation},
      howpublished = {Cryptology ePrint Archive, Paper 2021/1153},
      year = {2021},
      note = {\url{https://eprint.iacr.org/2021/1153}},
      url = {https://eprint.iacr.org/2021/1153}
}
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.