Cryptology ePrint Archive: Report 2021/004

LLMonPro: Low-Latency Montgomery Modular Multiplication Suitable for Verifiable Delay Functions

Ismail San

Abstract: This study presents a method to perform low-latency modular multiplication operation based on both Montgomery and Ozturk methods. The design space exploration of the proposed method on a latest FPGA device is also given. Through series of experiments on the FPGA using an high-level synthesis tool, optimal parameter selection of the proposed method for the low-latency constraint is also presented for the proposed technique.

Category / Keywords: implementation / Montgomery modular multiplication, low-latency implementation, high-level synthesis, FPGA.

Date: received 31 Dec 2020, last revised 16 Feb 2021

Contact author: isan83 at gmail com

Available format(s): PDF | BibTeX Citation

Note: Table is fitted into the page.

Version: 20210216:121049 (All versions of this report)

Short URL:

[ Cryptology ePrint archive ]