The design of scalar AES Instruction Set Extensions for RISC-V

Ben Marshall; G.  Richard Newell; Dan Page; Markku-Juhani O.  Saarinen; Claire Wolf

Paper 2020/930

The design of scalar AES Instruction Set Extensions for RISC-V

Ben Marshall, G. Richard Newell, Dan Page, Markku-Juhani O. Saarinen, and Claire Wolf

Abstract

Secure, efficient execution of AES is an essential requirement on most computing platforms. Dedicated Instruction Set Extensions (ISEs) are often included for this purpose. RISC-V is a (relatively) new ISA that lacks such a standardised ISE. We survey the state-of-the-art industrial and academic ISEs for AES, implement and evaluate five different ISEs, one of which is novel. We recommend separate ISEs for 32 and 64-bit base architectures, with measured performance improvements for an AES-128 block encryption of 4× and 10× with a hardware cost of 1.1K and 8.2K gates respectivley, when compared to a software-only implementation based on use of T-tables. We also explore how the proposed standard bit-manipulation extension to RISC-V can be harnessed for efficient implementation of AES-GCM. Our work supports the ongoing RISC-V cryptography extension standardisation process.

Metadata

Available format(s): PDF
Category: Implementation
Publication info: Preprint.
Keywords: AES RISC-V ISE
Contact author(s): ben marshall @ bristol ac uk
History: 2020-10-02: last of 4 revisions; 2020-07-29: received; See all versions
Short URL: https://ia.cr/2020/930
License: CC BY

BibTeX

@misc{cryptoeprint:2020/930,
      author = {Ben Marshall and G.  Richard Newell and Dan Page and Markku-Juhani O.  Saarinen and Claire Wolf},
      title = {The design of scalar {AES} Instruction Set Extensions for {RISC}-V},
      howpublished = {Cryptology {ePrint} Archive, Paper 2020/930},
      year = {2020},
      url = {https://eprint.iacr.org/2020/930}
}