Paper 2015/203

Achieving Side-Channel Protection with Dynamic Logic Reconfiguration on Modern FPGAs

Pascal Sasdrich, Amir Moradi, Oliver Mischke, and Tim Güneysu

Abstract

Reconfigurability is a unique feature of modern FPGA devices to load hardware circuits just on demand. This also implies that a completely different set of circuits might operate at the exact same location of the FPGA at different time slots, making it difficult for an external observer or attacker to predict what will happen at what time. In this work we present and evaluate a novel hardware implementation of the lightweight cipher PRESENT with built-in side-channel countermeasures based on dynamic logic reconfiguration. In our design we make use of Configurable Look-Up Tables (CFGLUT) integrated in modern Xilinx FPGAs to nearly instantaneously change hardware internals of our cipher implementation for improved resistance against side-channel attacks. We provide evidence from practical experiments based on a Spartan-6 platform that even with 10 million recorded power traces we were unable to detect a first-order leakage using the state-of-the-art leakage assessment.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. HOST 2015
Keywords
side-channel protectionFPGAmaskingPRESENT
Contact author(s)
pascal sasdrich @ rub de
History
2015-03-06: received
Short URL
https://ia.cr/2015/203
License
Creative Commons Attribution
CC BY

BibTeX

@misc{cryptoeprint:2015/203,
      author = {Pascal Sasdrich and Amir Moradi and Oliver Mischke and Tim Güneysu},
      title = {Achieving Side-Channel Protection with Dynamic Logic Reconfiguration on Modern FPGAs},
      howpublished = {Cryptology ePrint Archive, Paper 2015/203},
      year = {2015},
      note = {\url{https://eprint.iacr.org/2015/203}},
      url = {https://eprint.iacr.org/2015/203}
}
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.