Cryptology ePrint Archive: Report 2014/266

ICEPOLE: High-speed, Hardware-oriented Authenticated Encryption

Pawel Morawiecki and Kris Gaj and Ekawat Homsirikamol and Krystian Matusiewicz and Josef Pieprzyk and Marcin Rogawski and Marian Srebrny and Marcin Wojcik

Abstract: This paper introduces our dedicated authenticated encryption scheme ICEPOLE. ICEPOLE is a high-speed hardware-oriented scheme, suitable for high-throughput network nodes or generally any environment where specialized hardware (such as FPGAs or ASICs) can be used to provide high data processing rates. ICEPOLE-128 (the primary ICEPOLE variant) is very fast. On the modern FPGA device Virtex 6, a basic iterative architecture of ICEPOLE reaches 41 Gbits/s, which is over 10 times faster than the equivalent implementation of AES-128-GCM. The throughput-to-area ratio is also substantially better when compared to AES-128-GCM. We have carefully examined the security of the algorithm through a range of cryptanalytic techniques and our findings indicate that ICEPOLE offers high security level.

Category / Keywords: secret-key cryptography / authenticated encryption scheme, authenticated cipher, ICEPOLE

Date: received 15 Apr 2014

Contact author: pawel morawiecki at gmail com

Available format(s): PDF | BibTeX Citation

Version: 20140420:154738 (All versions of this report)

Short URL: ia.cr/2014/266

Discussion forum: Show discussion | Start new discussion