Cryptology ePrint Archive: Report 2009/629

A Comparative Analysis of Delay Based PUF Implementations on FPGA

Sergey Morozov and Abhranil Maiti and Patrick Schaumont,

Abstract: Physical Unclonable Functions promise cheap, efficient, and secure identification and authentication of devices. In FPGA devices, PUFs may be instantiated directly from FPGA fabric components in order to exploit the propagation delay differences of signals caused by manufacturing process variations. Multiple delay based PUF architectures have been proposed. However, we have observed inconsistent results among them. Ring Oscillator PUF works fine, while other delay based PUFs show a significantly lower quality. Rather than proposing complex system level solutions, we focus on the fundamental building blocks of the PUF. In our effort to compare the various delay based PUF architectures, we have closely examined how each architecture maps into the FPGA fabric. Our conclusions are that arbiter and butterfly PUF architectures are ill suited for FPGAs, because delay skew due to routing asymmetry is over 10 times higher than the random variation due to manufacturing process. On the other hand, ring oscillator PUF does not suffer from the same limitations.

Category / Keywords: implementation / Physical Unclonable Functions, PUF, process variation

Date: received 19 Dec 2009

Contact author: morozovs at vt edu

Available format(s): PDF | BibTeX Citation

Version: 20091226:164604 (All versions of this report)

Short URL:

Discussion forum: Show discussion | Start new discussion

[ Cryptology ePrint archive ]