### Investigating the DPA-Resistance Property of Charge Recovery Logics

##### Abstract

The threat of DPA attacks is of crucial importance when designing cryptographic hardware. As a result, several DPA countermeasures at the cell level have been proposed in the last years, but none of them offers perfect protection against DPA attacks. Moreover, all of these DPA-resistant logic styles increase the power consumption and the area consumption significantly. On the other hand, there are some logic styles which provide less power dissipation (so called charge recovery logic) that can be considered as a DPA countermeasure. In this article we examine them from the DPA-resistance point of view. As an example of charge recovery logic styles, 2N-2N2P is evaluated. It is shown that the usage of this logic style leads to an improvement of the DPA-resistance and at the same time reduces the energy consumption which make it especially suitable for pervasive devices. In fact, it is the first time that a proposed DPA-resistant logic style consumes less power than the corresponding standard CMOS circuit.

Available format(s)
Category
Implementation
Publication info
Published elsewhere. Unknown where it was published
Keywords
DPA-Resistant Logic StyleCharge Recovery LogicAdiabatic Logic
Contact author(s)
History
Short URL
https://ia.cr/2008/192

CC BY

BibTeX

@misc{cryptoeprint:2008/192,