Paper 2006/042

Application of LFSRs for Parallel Sequence Generation in Cryptologic Algorithms

Sourav Mukhopadhyay and Palash Sarkar


We consider the problem of efficiently generating sequences in hardware for use in certain cryptographic algorithms. The conventional method of doing this is to use a counter. We show that sequences generated by linear feedback shift registers (LFSRs) can be tailored to suit the appropriate algorithms. For hardware implementation, this reduces both time and chip area. As a result, we are able to suggest improvements to the design of DES Cracker built by the Electronic Frontier Foundation in 1998; provide an efficient strategy for generating start points in time-memory trade/off attacks; and present an improved parallel hardware implementation of a variant of the counter mode of operation of a block cipher.

Note: Earlier work on use of LFSRs for exhaustive key search was kindly pointed out to us by David Wagner. The "Related Works" portion of the current paper discusses this point.

Available format(s)
Secret-key cryptography
Publication info
Published elsewhere. Unknown where it was published
DES CrackerTMTOCounter Mode of OperationLFSR
Contact author(s)
palash @ isical ac in
2006-02-28: revised
2006-02-06: received
See all versions
Short URL
Creative Commons Attribution


      author = {Sourav Mukhopadhyay and Palash Sarkar},
      title = {Application of {LFSRs} for Parallel Sequence Generation in Cryptologic Algorithms},
      howpublished = {Cryptology ePrint Archive, Paper 2006/042},
      year = {2006},
      note = {\url{}},
      url = {}
Note: In order to protect the privacy of readers, does not use cookies or embedded third party content.