Paper 2005/415

A Presentation on VEST Hardware Performance, Chip Area Measurements, Power Consumption Estimates and Benchmarking in Relation to the AES, SHA-256 and SHA-512

Benjamin Gittins, Howard A. Landman, Sean O'Neil, and Ron Kelson

Abstract

A wide-sweeping multi-dimensional analysis and comparison between VEST and the hardware implementations of the AES, AES-HMAC and SHA-2 primitives.

Metadata
Available format(s)
-- withdrawn --
Category
Implementation
Publication info
Published elsewhere. posted on ECRYPT, not published previously
Keywords
stream ciphershash functionsauthenticated encryptionmessage digestMACmessage authentication codefastest hardware cipherNLFSRparallel feedbackRNSresidue number systemAESSHA-256SHA-512SHA-2FPGAASIC
Contact author(s)
sean @ cryptolib com
History
2007-04-03: withdrawn
2005-11-21: received
See all versions
Short URL
https://ia.cr/2005/415
License
Creative Commons Attribution
CC BY
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.