Paper 2004/066

A Dynamic and Differential CMOS Logic Style to Resist Power and Timing Attacks on Security IC’s.

Kris Tiri and Ingrid Verbauwhede


We present a dynamic and differential CMOS logic style, which has a signal independent switching behavior. It is shown that during each clock cycle, power consumption and all circuit characteristics, such as leakage current, instantaneous current and input-output delay are identical and independent of the logic value and the sequence of the input data. Implementing the encryption module in this logic will protect it against any Side Channel Attack that takes advantage of power, timing and leakage information. We have built a set of logic gates and a flip-flop needed for cryptographic functions and implemented a larger module, for which area, total power consumption and variation on the power consumption have been compared with implementations in Static Complementary CMOS logic, genuine Dynamic and Differential Logic and Current Mode Logic.

Available format(s)
Publication info
Published elsewhere. Unknown where it was published
differential power analysissmart cardscircuit styles
Contact author(s)
tiri @ ee ucla edu
2004-02-29: received
Short URL
Creative Commons Attribution


      author = {Kris Tiri and Ingrid Verbauwhede},
      title = {A Dynamic and Differential {CMOS} Logic Style to Resist Power and Timing Attacks on Security {IC}’s.},
      howpublished = {Cryptology ePrint Archive, Paper 2004/066},
      year = {2004},
      note = {\url{}},
      url = {}
Note: In order to protect the privacy of readers, does not use cookies or embedded third party content.