Tight ZK CPU:
Batched ZK Branching with Cost Proportional to Evaluated Instruction

Yibin Yang∗ David Heath† Carmit Hazay‡ Vladimir Kolesnikov§
Muthuramakrishnan Venkitasubramaniam¶

March 18, 2024

Abstract

We explore Zero-Knowledge proofs (ZKP) of statements expressed as programs written in high-level languages, e.g., C or assembly. At the core of executing such programs in ZK is the repeated evaluation of a CPU step, achieved by branching over the CPU’s instruction set. This approach is general and covers traversal-execution of a program’s control flow graph (CFG): here CPU instructions are straight-line program fragments (of various sizes) associated with the CFG nodes. This highlights the usefulness of ZK CPUs with a large number of instructions of varying sizes.

We formalize and design an efficient tight ZK CPU, where the cost (both computation and communication, for each party) of each step depends only on the instruction taken. This qualitatively improves over state-of-the-art, where cost scales with the size of the largest CPU instruction (largest CFG node).

Our technique is formalized in the standard commit-and-prove paradigm, so our results are compatible with a variety of (interactive and non-interactive) general-purpose ZK.

We implemented an interactive tight arithmetic (over $\mathbb{F}_{2^{61}-1}$) ZK CPU based on Vector Oblivious Linear Evaluation (VOLE) and compared it to the state-of-the-art non-tight VOLE-based ZK CPU Batchman (Yang et al. CCS’23). In our experiments, under the same hardware configuration, we achieve comparable performance when instructions are of the same size and a 5-18× improvement when instructions are of varied size. Our VOLE-based ZK CPU can execute 100K (resp. 450K) multiplication gates per second in a WAN-like (resp. LAN-like) setting. It requires $\leq 102$ Bytes per multiplication gate. Our basic building block, ZK Unbalanced Read-Only Memory (ZK UROM), may be of an independent interest.

∗Georgia Institute of Technology, yyang811@gatech.edu.
†University of Illinois Urbana-Champaign, daheath@illinois.edu.
‡Bar-Ilan University and Ligero Inc., Carmit.Hazay@biu.ac.il.
§Georgia Institute of Technology, kolesnikov@gatech.edu.
¶Ligero Inc., muthu@ligero-inc.com.
## Contents

1 Introduction 1  
  1.1 Our Focus: Pay for the Active Branch 2  
  1.2 Our Contribution 3  
  1.3 Intuition of our Construction 3  
  1.4 Related Work 4  

2 Preliminaries 5  
  2.1 Notation 5  
  2.2 Security Model 5  
  2.3 Commit-and-Prove Zero-Knowledge 6  
  2.4 Zero-Knowledge Read-Only Memory 7  
  2.5 Zero-Knowledge Proofs via Topology Matrices 9  

3 Our Target Functionality: $F_{\text{ZKCPU}}$ 10  

4 Technical Overview 11  
  4.1 Boundary Strings and Helper Notation 11  
  4.2 More Powerful Topology Matrices 13  
  4.3 Reducing a Tight ZK CPU to a ZK UROM 13  
    4.3.1 Special Case: No Registers 13  
    4.3.2 Handling Constant 1 15  
    4.3.3 Supporting Registers 16  
    4.3.4 Committing to the Topology Vector 17  
  4.4 ZK Non-Zero-End Unbalanced ROM 18  
    4.4.1 Using ZK UROM with Topology Vectors 19  

5 Formalization 20  
  5.1 Ideal ZK Non-Zero-End UROM: $F_{\text{CPZK-UROM}}$ 20  
  5.2 Our Protocols: $\Pi_{\text{CPZK-UROM}}$ and $\Pi_{\text{ZKCPU}}$ 20  
  5.3 Optimization and Cost Analysis 26  

6 Support for Advanced Operations 28  
  6.1 Equality Gates 28  
  6.2 Support for $\text{LOAD}$ and $\text{STORE}$ Gates 29  

7 Evaluation 29  

A Deferred Complete Proofs 39  
  A.1 Complete Proof of Theorem 1 39  
  A.2 Complete Proof of Theorem 2 42  

B Fine-grained Cost Analysis 43  
  B.1 Cost Analysis for $\Pi_{\text{CPZK-UROM}}$ in $F_{\text{CPZK-ROM}}$-hybrid 43  
  B.2 Cost Analysis for $\Pi_{\text{ZKCPU}}$ in $F_{\text{CPZK-UROM}}$-hybrid 44
1 Introduction

Zero-Knowledge (ZK) proofs (ZKP) [GMR85] allow a prover \( P \) to convince a verifier \( V \) that a given statement is true without revealing anything beyond this fact. With recent advances in efficiency, ZKP has become one of the most active areas in cryptographic research. Example applications include private blockchain [BCG+14], private programming analysis [FDNZ21, LAH+22], private bug-bounty [HYDK21, YHKD22], privacy-preserving machine learning [LXZ21, WYX+21], and many more.

Most generic ZK schemes prove statements represented as circuits or constraint systems. While these formats support arbitrary statements, they do not align with how computational tasks are often described in practice – using a high-level language, such as C/assembly/etc.

A promising path towards efficient ZKP for general programs is to mimic what plaintext computers do. An assembly (or C/C++ or other high-level) program can be broken into straight-line blocks; the resulting program control-flow graph (CFG) describes how program control can transfer between the blocks.

Casting this to ZKP (and for efficiency omitting the plaintext-world step of compiling to a hardware CPU fixed instruction set), instead of agreeing on a single public circuit, \( P \) and \( V \) agree on \( B \) circuits, each corresponding to (i.e., implementing a straight-line program of) a CFG block. Viewed this way, the objective of ZKP is to execute the program from a public initial state to a public final state via a circuit constructed by privately “soldering” these basic CFG blocks (see Figure 1). This approach can be viewed as executing steps of a Zero-Knowledge Central Processing Unit (ZK CPU) whose instruction set is defined in terms of the target program’s complex CFG blocks. An MPC version of this approach is explored by recent VISA MPC [YPHK23].

Of course, a ZK CPU must be able to access a random-access memory (RAM); this technical task is external to our focus. We show that a state-of-the-art ZK RAM [YH23] can be efficiently integrated with our ZK CPU (see Section 6.2).

**ZK disjunctions.** The sequence of executed CFG blocks (instructions) must remain hidden from \( V \). This can be trivially achieved by \( P \) and \( V \) executing each instruction in each step – the circuit for computing such a step would be a disjunction of all instructions, and the top-level proof statement would simply be a sufficient number of repetitions of the disjunction.

This approach incurs a glaring overhead: parties execute – and pay for – a large number of inactive (i.e., not taken in plaintext execution) clauses in each disjunction. To make matters worse, many programs have large CFGs, so each disjunction is over a large number of clauses, causing corresponding overhead.

A recent line of work ([BMRS21, GGHAK22, GHAK23, GHAKS23, HK20, Kol18, YHH+23]) aims to avoid paying for inactive clauses in a disjunction. [HK20] described the possibility of reusing the cryptographic material of the active branch to evaluate (to garbage and privately discard) inactive branches. This limits communication to the cost of a single (largest) branch, but still requires processing all branches. Very recent work [GHAK23, YHH+23] shows how to limit both communication and computation to that of the single largest branch for our setting, where instructions are executed repeatedly.

To summarize, the previous state of the art *pays for the largest branch*. In contrast:
Figure 1: Example ZK CPU execution. $\mathcal{P}$ and $\mathcal{V}$ agree on $B$ public (sub)circuits $I = \{C_1, \ldots, C_B\}$. $\mathcal{P}$ demonstrates to $\mathcal{V}$ that an initial state evaluates to a final state via a 
private circuit $C \triangleq C^{(4)} \circ \cdots \circ C^{(1)}$, where each $C^{(i \in [4])} \in I$. $\mathcal{V}$ learns the size of $C$, but he does not learn the identity of any particular subcircuit. Each subcircuit’s output is fed as input to the subsequent subcircuit. We refer to the wires that pass from subcircuit to subcircuit as registers. Each subcircuit can read private input from $\mathcal{P}$, and each subcircuit outputs a “checking output,” which evaluates to 0 when $\mathcal{P}$ is honest. The checking output can be used to, e.g., force $\mathcal{P}$ to use $C_1$ when the first register is 1. See Section 3 for formal details.

1. Our Focus: Pay for the Active Branch

We are motivated by scenarios where instructions (or branches) are of significantly different sizes, potentially differing in size by orders of magnitude. In such cases, it is unacceptable to incur the cost of the largest branch. While instructions in hardware CPUs are roughly the same size by design, this is not the case in CFGs, where blocks correspond to straight-line program segments.

Splitting large instructions. It is, of course, possible to equalize instruction sizes by splitting a large instruction $C$ into a sequence of small instructions. This incurs the expense of passing more registers between instructions, more frequently: the current internal state of the larger instruction $C$ now must be passed between its consecutive sub-instructions $C_i$ and $C_{i+1}$. This internal state corresponds to the width of the circuit implementing $C$, and may be large. Crucially, now all instructions must accept this many registers as input, to preserve ZK, incurring corresponding overhead.

Our work allows to cheaply handle arbitrarily large (and arbitrarily wide!) instructions without incurring the overhead of handling additional registers.

Tight ZK CPU emulation. We mostly adhere to the ZK CPU notation and vocabulary. We chose this over other equivalent vocabularies, such as CFG and blocks, discussed above. This is for simplicity, clarity, and consistency, since prior ZK work already uses the CPU and CPU-emulation terminology and definitions (e.g., [BCG+13, FKL+21, HYDK21, YHH+23]).

Extending the existing ZK CPU vocabulary, in this work, we introduce and focus on tight ZK CPU emulation (or just tight ZK CPU) – one whose cost of executing each instruction is proportional to the size of that instruction. This is in contrast to all prior work on efficient ZK CPU emulation, where the cost of executing a CPU step is proportional to the total cost of all instructions in the CPU or, more recently, to the largest instruction in the CPU.
The privacy guarantees provided by prior CPU-emulation definitions and constructions are somewhat different from that of our tight ZK CPU. In prior work, \( \mathcal{V} \) learns the number of executed CPU steps; in our work, \( \mathcal{V} \) learns the total number of multiplication gates on the program execution path. Both metrics correspond to (slightly different) notions of program runtime. We stress that revealing the runtime is inevitable when demanding tight prover efficiency, and standard padding techniques (see, e.g., [HYDK21]) can provide finer privacy guarantees.

Depending on instruction sizes, the total number of evaluated gates in executing our tight CPU can indicate to \( \mathcal{V} \) with high confidence which instructions were executed. A similar concern applies to prior ZK CPU work, where a precise runtime (number of instructions) might tell \( \mathcal{V} \) the execution path. Such issues are arguably more relevant in our model, since runtime is more granular. As in prior work, this can be addressed by runtime padding.

### 1.2 Our Contribution

We motivate and formalize the notion of a tight ZK CPU, where cost (both computation and communication, for each party) of each step depends only on the instruction taken, even when instructions are of varying sizes. Informally, the proof just follows the (private) plaintext evaluation path inside ZK.

It is challenging to achieve tight ZK CPU concretely efficiently because instruction boundaries must be hidden from \( \mathcal{V} \), and corresponding expensive instruction set-up and conclusions (which, e.g., handle registers, instruction loads, proof checks, etc.), must be executed at each possible basic step of the proof.

We instantiate a concretely efficient tight ZK CPU. Our protocol is abstracted in the general commit-and-prove paradigm. We instantiate our techniques in the interactive ZK setting by building on Vector OLE (VOLE) [BCGI18]. Section 7 reports on the performance of the resulting protocol. Compared with prior ZK CPU emulation, our protocol achieves cost that is only a constant factor (6–7\( \times \)) higher than if the execution path were entirely revealed to \( \mathcal{V} \), as our protocol scales only linearly with the number of multiplication gates along the program execution path.

In concrete terms, our constructions are lean, and outperform state of the art Batchman [YHH23] (a non-tight ZK CPU) both in computation and communication commensurately with branch size variation (see Section 7).

Because our techniques rely only on commit-and-prove, they are compatible with a variety of ZK proof systems, including non-interactive systems (our techniques are constant-round with public-coin challenges, and are compatible with Fiat-Shamir [FS87], leading to a NIZK CPU).

### 1.3 Intuition of our Construction

We present high-level intuition here; Section 4 presents a detailed technical overview of our approach.

Consider a ZK proof expressed as a high-level program composed of basic “oblivious control-flow” blocks, which we call instructions. \( \mathcal{P} \)’s witness is an input to the program that evaluates to an accepting state. The proof convinces \( \mathcal{V} \) the existence of a sequence of instructions – an execution path – leading to an accepting state. While the execution path, known to \( \mathcal{P} \), can depend on \( \mathcal{P} \)’s secret witness, a ZK proof must hide the path from \( \mathcal{V} \).

The recent Batchman protocol [YHH23] demonstrates that it is possible to efficiently encode each program instruction as a randomized vector of field elements. At a high level, each such vector
is the product of \( V \)'s random challenge vector and a matrix that encodes the linear constraints imposed by the instruction; see Section 2.5. Thus, an execution path can be encoded as a vector constructed by concatenating subvectors corresponding to each instruction. \textbf{Batchman} uses this encoding to hide the identity of each instruction from \( V \). In particular, this vector encoding the execution path is included in the proof as part of \( P \)'s witness.

If \( P \) is honest, this vector encodes a valid execution path. \( P \) proves that her witness satisfies linear constraints imposed by the vector.

Of course, \( V \) must check in ZK that \( P \)'s execution path vector is valid – that each subvector (or, rather, each subvector’s hash) is in the set of valid instructions (hashes) of the source program. \textbf{Batchman}’s ZK hash check is efficient: each subvector hash is a random linear combination of the subvector’s elements based on a fresh challenge from \( V \) – a single uniform field element sent by \( V \), expanded by taking its powers. A crucial detail here is that \( V \) knows the boundaries of the subvectors, as \textbf{Batchman}’s instructions are each padded to the same publicly agreed-upon number of primitive gates.

\textbf{In our approach}, we allow instructions of different sizes. Thus, while our \( P \) also inputs an execution path vector, the subvector (i.e. instruction) boundaries and the lengths of each subvector must be kept private. With this change, the subvector validity check and passing of program state between instructions become a challenge, the resolution of which is core to our contribution. Here, we give high-level intuition underlying our validity check.

To validate the execution path vector, \( P \) inputs an additional 0-1 vector of the same length, which defines the boundaries of the instruction subvectors. Namely, \( P \) sets this \textit{boundary string} to 0 and places 1 \textit{only} at positions corresponding to the ends of subvectors. Similar to \textbf{Batchman}, our hash check is performed via a random linear combination with a \( V \)-chosen challenge, but we carefully arrange how parties use the boundary string to construct and verify hash checksums of unknown length to \( V \). We capture this with a primitive of independent interest – an \textit{unbalanced ZK read-only memory (ROM)} – a ZK ROM capable of storing vectors of different lengths, but where we do not pay the price of the largest vector for each memory element. Based on the above intuition, our unbalanced ZK ROM manages (loads and checks) vectors of different lengths.

1.4 Related Work

Efficient handling of disjunctive statements is central to the handling of ZK proofs expressed as high-level programs. High-level-program-based ZK is an intuitive direction that was first concretely explored by [BCG+13] and subsequently studied by [BCTV14a, BCTV14b, FKL+21, GHA23, HYDK21, YHK22].

Early ZK work [CDS94] gave special-purpose techniques allowing proofs of disjunctions. With relatively recent and dramatic improvement to proofs of general-purpose statements, special-purpose disjunction handling was (temporarily) subsumed by general-purpose techniques. Indeed, disjunctions are easily encoded and proved as part of a circuit that processes each branch, then multiplexes the results. While this works, it is expensive. [HK20] – building on the MPC result of [Kol18] – demonstrated feasibility of paying (in ZK proof size) for only one branch. The [HK20] technique “reuses cryptographic material” of the active branch to evaluate (to garbage and privately discard) inactive branches. This sparked a rich line of work [BMRS21, GGHAK22, GHAK23, GAHS23, HK20, Kol18, YHH+23] that continues to reduce the costs of ZK disjunctions.

Very recent work [GHA23, YHH+23] further improved handling of disjunctions by showing how to improve not just communication, but also \textit{computation}. This task is harder and cannot
be achieved by prior techniques relying on garbage evaluation of inactive clauses. Leveraging the batched setting where a single disjunction is executed repeatedly, these works show how \( P \) and \( V \) compute (and hence communicate, too) proportionally only to the single largest clause of the disjunction. Our work extends and crucially builds on the approach of [YHH+23], and our extension enables paying only for the active branch. Sections 1.3 and 2.5 summarize [YHH+23] and the novel techniques needed for our result. Neither [YHH+23], nor [GHAK23] address disjunctions of clauses of varying sizes.

Efficient ZK ROM and RAM are essential to CPU-emulation ZK. We integrate recent ZK ROM [YH23]. We also build on it to design a novel basic primitive unbalanced ZK ROM, one capable of retrieving variable-size entries in a batch query. We achieve this by extending randomized hashes of [YHH+23] to vectors of differing lengths, and ultimately use to execute variable-size instructions.

Non-tight ZK CPU constructions have been studied in the SNARK setting (e.g., [ZGK+18, KS22, CGG+23, DXNT23]). Recently, Hu et al. [HLZ+24] proposed a tight SNARK CPU construction, where \( P \) leaks the number of executed instances of each CPU instruction. ZK property can be added by padding, but this loses tightness.

## 2 Preliminaries

### 2.1 Notation

- \( \lambda \) is the statistical security parameter (e.g., 40).
- The prover is \( P \). We refer to \( P \) by she, her, hers...
- The verifier is \( V \). We refer to \( V \) by he, him, his...
- \( x \triangleq y \) denotes that \( x \) is defined as \( y \).
- We denote sets by upper-case letters. We denote that \( x \) is uniformly drawn from a set \( S \) by \( x \in \mathbb{S} \).
- We denote \( \{1, \ldots, n\} \) by \([n]\).
- We denote a finite field of size \( p \) by \( \mathbb{F}_p \), where \( p \geq 2 \) is a prime or a power of a prime. We use \( \mathbb{F} \) to represent a sufficiently large field, i.e., \( |\mathbb{F}| = \lambda^{\omega(1)} \). Inverse(\( x \)) denotes the multiplicative inverse of \( x(\neq 0) \) in \( \mathbb{F} \). For a vector \( a \in \mathbb{F}^n \) and an element \( x \in \mathbb{F} \), \( xa \triangleq (xa_1, \ldots, xa_n) \).
- last(\( a \)) denotes the last element of \( a \). For some \( a \in \mathbb{F}^n \), if last(\( a \)) \( \neq 0 \), we refer to \( a \) as a non-zero-end vector.
- We denote row vectors by bold lower-case letters (e.g., \( a \)), where \( a_i \) (or \( a[i] \)) denotes the \( i \)-th component of \( a \) (starting from 1) and \( a[:i] \) the subvector \( (a_1, \ldots, a_i) \).
- We denote matrices by bold upper-case letters (e.g., \( A \)), where \( A(i) \) denotes the \( i \)-th row vector of \( A \) (starting from 1) and \( A[i] \) denotes the \( i \)-th column vector of \( A \) (starting from 1). \( A(i)[j] \) denotes \( j \)-th value in \( i \)-th row.
- Let \( a \) and \( b \) be vectors of equal length. \( \langle a, b \rangle \) denotes the inner product; \( a \odot b \) denotes the element-wise product.
- We denote a multiplication (gate) by MULT.

### 2.2 Security Model

We formalize our protocol via the universally composable (UC) framework [Can01]. We prove the security of our protocol in the presence of a malicious, static adversary. For simplicity, we omit standard UC session IDs.
2.3 Commit-and-Prove Zero-Knowledge

Our protocol is generic, as it builds on the standard Commit-and-Prove Zero-Knowledge (CPZK) functionality [CLOS02]; see Figure 3. In CPZK, P commits to values (in \(F\)) and then proves that evaluating a particular circuit on the committed values yields a vector of 0. We use \(\text{com}(x)\) to denote a cryptographic commitment to \(x \in F\), and we extend this notation to vectors naturally (e.g., \(\text{com}(x)\)).

There are various ways to instantiate \(\mathcal{F}_{\text{CPZK}}\) (e.g., [AHIV17, BMRS21, BBB+18, CHM+20, DOT21, DIO21, IKOS07, MBKM19, YSWW21]). To concretely evaluate our approach, we instantiate our protocol via VOLE-based ZK (e.g., [BMRS21, DIO21, YSWW21]), a ZK paradigm notable for its fast end-to-end proof times. In VOLE-based ZK, commitments are information-theoretic MACs (IT-MACs) [BDOZ11, NNOB12] over \(F\). IT-MAC commitments are linearly homomorphic, and the resulting proof systems have total communication and computation that scale linearly (with low constants) in \(|C|\). We recall VOLE-based ZK’s computation/communication:

**Lemma 1 (VOLE-based ZK).** There exists a protocol \(\Pi_{\text{CPZK}}\) that UC-realizes \(\mathcal{F}_{\text{CPZK}}\) in the \(\mathcal{F}_{\text{VOLE}}\)-hybrid model (Figure 2) with the following efficiency metrics:

- **Commit** requires 1 field element of communication and \(\mathcal{O}(1)\) field operations.
- **Linear** requires no communication and \(\mathcal{O}(k)\) field operations.
- **Open** requires 2 field elements of communication and \(\mathcal{O}(1)\) field operations, with soundness error \(\mathcal{O}(1/|F|)\).
- **Check** for certain circuits can be improved at the cost of computation and soundness. In particular, for a circuit \(C\) that outputs \(m\) polynomials \(f_1, \ldots, f_m\) where \(f_i \in [m]\) is of degree-\(d_i\), \(\text{Check}\) can be performed with \(\max_{i \in [m]} d_i + 1\) field elements of communication and \(\mathcal{O}\left((\max_{i \in [m]} d_i)^2 \cdot |C|\right)\) field operations, with soundness error \(\mathcal{O}\left(\frac{m + \max_{i \in [m]} d_i}{|F|}\right)\).

**Testing vector equality.** Application of Swcchartz-Zippel lemma allows to prove equality of two committed vectors:

**Lemma 2 (Vector Equality).** Consider vectors \(a, b \in F^n\). If \(a \neq b\), for \(\chi \in \mathbb{F}\):

\[
\Pr[\langle (1, \chi, \ldots, \chi^{n-1}), a \rangle = \langle (1, \chi, \ldots, \chi^{n-1}), b \rangle] \leq \frac{n}{|F|}
\]

That is, suppose the parties hold committed vectors \(\text{com}(a)\) and \(\text{com}(b)\), and \(P\) wishes to convince \(V\) that \(a\) is equal to \(b\). Lemma 2 states that it suffices for \(P\) to show that \(\langle (1, \chi, \ldots, \chi^{n-1}), a \rangle = \langle (1, \chi, \ldots, \chi^{n-1}), b \rangle\), where \(\chi\) is some uniform challenge sampled by \(V\). Note, zero-end vectors of different lengths (e.g., \(a = (1, 1)\) and \(b = (1, 1, 0)\)) are not handled by Lemma 2.

The equality check of Lemma 2 does extend to non-zero-end vectors of potentially different lengths (Corollary 1). We need this because \(V\) does not know the boundaries of instructions/subvectors whose equality is proven by \(P\).
Corollary 1. Consider vectors \( a \in \mathbb{F}^{n_a}, b \in \mathbb{F}^{n_b} \) where \( a[n_a], b[n_b] \neq 0 \). If \( a \neq b \), for \( \chi \in \mathbb{F} \):

\[
\Pr\left[ \langle (1, \chi, \ldots, \chi^{n_a-1}), a \rangle = \langle (1, \chi, \ldots, \chi^{n_b-1}), b \rangle \right] \leq \frac{n}{|\mathbb{F}|}
\]

where \( n \triangleq \max\{n_a, n_b\} - 1 \).

2.4 Zero-Knowledge Read-Only Memory

We need to access ZK ROM (e.g., \([DdSGOTV22, FKL+21, YH23]\)); in CPZK, a ROM access generates a new committed value based on a committed index. Namely, ZK ROM allows \( P \) to specify \( n \) commitments to initialize a key-value store data structure (K-V store) indexed by the key \( k \in [n] \). Subsequently, given \( \text{com}(i) \), where \( i \in [n] \), \( P \) and \( V \) generate a new commitment \( \text{com}(x) \) where \( x \) is the \( i \)-th committed value in the K-V store. Our protocol uses a restricted (batch-read)
Functionality $\mathcal{F}_{\text{CPZK-ROM}}$

$\mathcal{F}_{\text{CPZK-ROM}}$, parameterized by a field $\mathbb{F}$, proceeds as follows, running with a prover $P$, a verifier $V$ and an adversary $S$:

**CPZK**

The functionality supports all instructions of $\mathcal{F}_{\text{CPZK}}$.

**Read-Only Memory**

**Initialize ROM.** On receiving $(\text{InitROM}, cid_1, \ldots, cid_n)$ from $P$ where each $cid_i \in [n]$ was recorded: Fetch $(cid_1, x_1)$, $\ldots$, $(cid_n, x_n)$, create a key-value store $X$ where

$$X[1] := x_1, \ldots, X[n] := x_n$$

and set $f_{\text{rom}} := \text{honest}$. Send $(\text{initrom}, cid)$ to $V$ and $S$. Ignore subsequent calls to $\text{InitROM}$.

**Read ROM.** On receiving $(\text{ReadROM}, cid_1, \ldots, cid_m, y_1, \ldots, y_m, cid'_1, \ldots, cid'_m)$ from $P$ where

1. $\text{InitROM}$ has been executed; and
2. there is no recorded tuple for each $(cid_i \in [m], \cdot)$; and
3. each $y_i \in [m] \subseteq \mathbb{F}$; and
4. each $cid'_i \in [m]$ was recorded.

Fetch $(cid'_1, id_1), \ldots, (cid'_m, id_m)$. Record $(cid_1, y_1), \ldots, (cid_m, y_m)$. If $P$ is honest, $\forall i \in [m], X[id_i] = y_i$ where $id_i \in [n]$. If $P$ is corrupted, set $f_{\text{rom}} := \text{cheating}$ when

1. there exists an $id_i \in [m], id_i \notin [n]$, where $n$ is the size of $X$; or
2. there exists an $i \in [m]$ such that $X[id_i] \neq y_i$.

Send $(\text{readrom}, cid, cid'_1, \ldots, cid'_m)$ to $V$ and $S$. Ignore subsequent calls to $\text{ReadROM}$.

**Check ROM.** On receiving $(\text{CheckROM})$ from $P$ where $\text{InitROM}$ and $\text{ReadROM}$ were executed: If $P$ is corrupted and $S$ sends $\text{Cheat}$, set $f_{\text{rom}} := \text{cheating}$. Send $(\text{checkrom}, f_{\text{rom}})$ to $V$ and $S$. Ignore subsequent calls to $\text{CheckROM}$.

Figure 4: Ideal functionality for commit-and-prove zero-knowledge with a single read-only memory.

version of ZK ROM formalized in Figure 4. I.e., $P$ is allowed a single $\text{ReadROM}$ call, where $P$ specifies an arbitrarily long vector of ROM indices, possibly with repetitions. This will allow $P$ to load a sequence of hashes corresponding to the execution path (note, we later introduce a stronger primitive, unbalanced ROM, to load the variable-length instruction vectors).

[YH23] is a state-of-the-art realization of $\mathcal{F}_{\text{CPZK-ROM}}$ in the $\mathcal{F}_{\text{CPZK}}$-hybrid model, as stated in Lemma 3.

**Lemma 3 (ZK Read-Only Memory).** Let $n, m = \text{poly}(\lambda)$. There exists a protocol $\Pi_{\text{CPZK-ROM}}$ that UC-emulates $\mathcal{F}_{\text{CPZK-ROM}}$ (Figure 4) in the $\mathcal{F}_{\text{CPZK}}$-hybrid model (Figure 3) with the following efficiency metrics:

- **InitROM** requires $P$ to only send $cid$ to $V$, and $n + 1$ Linear hybrid calls to generate $\text{com}(0), \ldots, \text{com}(n)$.

- **ReadROM** requires $2m$ Commit hybrid calls.

- **CheckSet** requires $2n$ Commit hybrid calls, followed by $V$’s sending 4 uniform elements in $\mathbb{F}$
Consider a circuit $C$ with $n_in$ inputs and $n_x$ multiplication gates. Batchman [YHH+23] observed that ZKP for $C$ can be separated into two parts: (1) multiplication gates and (2) linear constraints. Suppose that $P$ commits to its input $\text{com}(in_1), \ldots, \text{com}(in_{n_in})$, and $P$ also commits to values on the $3n_x$ wires associated with $C$’s $n_x$ multiplication gates. Namely, $P$ commits to $\text{com}(\ell_1), \ldots, \text{com}(\ell_{n_x})$, corresponding to multiplication left input wires, to $\text{com}(r_1), \ldots, \text{com}(r_{n_x})$, corresponding to right input wires, and to $\text{com}(o_1), \ldots, \text{com}(o_{n_x})$, corresponding to output wires. The full vector of $P$’s input and the multiplication wires is called $P$’s extended witness.

Now, $P$ first proves to $V$ that $l \odot r = o$, demonstrating that its extended witness satisfies multiplicative constraints. Then, $P$ proves to $V$ that $in, l, r, o$ indeed respect the constraints imposed by circuit $C$. Note that since all multiplication gates were handled in the first step, $P$ simply needs to show its extended witness respects a particular linear relation – i.e. a matrix $M$. This public matrix $M$ is induced by the structure of the circuit $C$, and [YHH+23] refers to $M$ as a topology matrix. Namely, $P$ proves the following:

$$M \times (1,in, l, r, o)^T = 0$$

Since $in, l, r, o$ are committed, this equality check can be handled by $V$’s sending of a uniform challenge $\chi \in \$ $F$ where $P$ uses $F_{CPZK}$ to construct a commitment to

$$\left(1, \chi, \ldots, \chi^{2n_x}\right) \times M \times (1, in, l, r, o)^T$$

and then proves to $V$ that this is a commitment to 0. Recall that $M$ is public, so once $\chi$ is fixed, both $P$ and $V$ know $(1, \ldots, \chi^{2n_x}) \times M$ (called a topology vector). Thus, it suffices to check whether the inner product between the topology vector and the extended witness yields 0. Figure 5b shows an example topology matrix.
The above paradigm seems useless if we only consider ZKP for a single public circuit. Indeed, it yields (constant) overhead since state-of-the-art CPZK (e.g., QuickSilver [YSWW21]) only requires committing \( \text{in} \) and \( \text{o} \). However, this paradigm becomes useful when considering a batch of disjunctions.

Batchman [YHH+23] considers \( B \) circuits \( C_1, \ldots, C_B \) of the same size. \( P \) wants to repeatedly prove to \( V \) \( R \) times that she knows some witness \( \text{w}_i \subseteq \text{in} \) and some index \( \text{id}_i \) such that \( C_{\text{id}_i}(\text{w}_i) = 0 \). Batchman can be viewed as a non-tight ZK CPU (with no registers). The intuition behind Batchman is that \( P \) commits to her extended witness for each \( i \)-th repetition of only \( C_{\text{id}_i} \). \( V \) then issues a uniform challenge \( \chi \) to compress \( B \) topology matrices to \( B \) topology vectors. The crucial step is that \( P \) then commits to each \( i \text{id}_i \)-th topology vector. Of course, \( P \) can cheat and commit a vector that is not a topology vector, so extra mechanisms are needed to maintain soundness, and this mechanism can be achieved by a ZK ROM (storing then loading vector’s hashes). Finally, it suffices to show that the inner product between the extended witness and the topology vector is 0 for each repetition.

### 3 Our Target Functionality: \( \mathcal{F}_{\text{ZKCPU}} \)

In this section, we formalize the functionality of a tight ZK CPU achieved by our protocol. A CPU over some field \( \mathbb{F} \) can be viewed as an object where:

1. \( B \in \mathbb{Z}^+ \) denotes the number of instructions.
2. \( m \in \mathbb{Z}^+ \) denotes the number of registers.
3. Each instruction (see Definition 1) is defined as a circuit (over \( \mathbb{F} \)) mapping \( \geq m \) values to \( m + 1 \) values.

---

**Figure 6: Ideal functionality for a tight ZK CPU.**

\( \mathcal{F}_{\text{ZKCPU}} \) runs with a prover \( P \), a verifier \( V \) and an adversary \( S \), and is parameterized by a field \( \mathbb{F} \), a non-negative integer \( m \), a positive integer \( B \) and \( B \) \( m \)-instructions (Definition 1) \( C_1, \ldots, C_B \), an initial state \( st^{(0)} \in \mathbb{F}^m \) and a final state \( st^{(\text{final})} \in \mathbb{F}^{m} \). For each \( i \in [B] \), let \( m \)-instruction \( C_i \) have \( n_i \) inputs and \( n_i \) \( m \)-multiplication gates.

Note that \( n_{\in [B]}(m) \geq m \). W.l.o.g., for each \( i \in [B] \), assume \( n_i = m + 2 \) and denote this value as \( n_i \).

\( \mathcal{F}_{\text{ZKCPU}} \) proceeds as follows:

1. Set \( st := st^{(0)} \) and \( f := \text{true} \). For each \( j \in [\tau] \) in order:
   
   \begin{itemize}
   
   \item (a) Let \( st' := C_j(st \parallel \text{in}_j) \) where \( st' \in \mathbb{F}^m ; f' \in \mathbb{F} \).
   
   \item (b) Set \( st := st' \). If \( f' \neq 0 \), set \( f := \text{false} \).
   
   \end{itemize}

2. Let \( n \triangleq n^{(1)} + \cdots + n^{(r)} \).

3. If \( st \neq st^{(\text{final})} \), set \( f := \text{false} \).

4. If \( P \) is corrupted, \( S \) can send \( \text{(Cheat, n')} \) where \( n' \in \mathbb{Z}^+ \): Set \( f := \text{false} \), \( n := n' \).

5. Send \( (\text{prove}, f, n) \) to \( V \) and \( S \).
Definition 1 (Instruction). An instruction is a circuit $C : \mathbb{F}^n \to \mathbb{F}^{m+1}$ where $n \geq m$. In particular, we consider standard fan-in 2 circuits over $\mathbb{F}$ with addition and multiplication gates. We call an instruction $C : \mathbb{F}^n \to \mathbb{F}^{m+1}$ a $m$-instruction. The first $m$ of $C$’s output wires capture the updated CPU registers, and the last wire is a checking output (0 in a valid execution).

In a tight CPU execution, $P$ and $V$ agree on the initial and final state of the $m$ registers (the initial and final state, respectively). $P$ proves that she can “execute” from the initial state to the final state by one-by-one applying (potentially repeatedly) instructions. We formalize this functionality in Figure 6 with the following remarks:

1. For each instruction with $n_\times$ multiplications, $n_m$ inputs, and $m$ registers, w.l.o.g., we assume $n_m - m = n_\times + m + 2$. That is, we assume each instruction has a number of inputs that is similar to its number of multiplications. This similarity simplifies handling, and it can be enforced by simply padding the instruction with dummy input wires/multiplication gates.

2. $\mathcal{F}_{ZKCPU}$ reveals $n$ – the total runtime – to $V$. Prior non-tight ZK CPUs achieve a similar functionality where $V$ learns the number of CPU steps $\tau$.

3. In Figure 6, $P$ freely selects which instructions to execute. Of course, it is more realistic that $P$’s chosen instructions should be constrained by the current register state. For example, a program counter variable might dictate which instruction runs next. Such constraints can be captured by each instruction’s checking output wire, which must hold 0 for the proof to succeed. As a simple example, an instruction’s checking output could be defined by subtracting one from that instruction’s first register, which would allow $P$ to choose this instruction only if the first register were set to 1.

4. This model of computation only allows limited persistent program state (i.e., up to $m$ registers) to be pass from instruction to instruction. Perhaps surprisingly, we show that by introducing 5 special registers and 2 extra rounds, our protocol can support a large (poly-size in $\lambda$) read-write random access memory (see Section 6.2).

4 Technical Overview

In this section, we present our technical ideas at a level sufficient to understand our contributions. Full details are postponed to subsequent sections. We refer the reader to Section 1.3 for a high-level intuition. The main steps to achieve our target ideal functionality $\mathcal{F}_{ZKCPU}$ (Figure 6) are outlined in Figure 7.

$$\mathcal{F}_{CPZK-ROM} \xrightarrow{Sections \ 4, \ 4 \ and \ 5} \mathcal{F}_{CPZK-UROM} \xrightarrow{Sections \ 4, \ 3 \ and \ 5} \mathcal{F}_{ZKCPU}$$

Figure 7: The outline of our presentation.

4.1 Boundary Strings and Helper Notation

Recall from Section 1.3 that our approach leverages a 0-1 vector of field elements that we refer to as a boundary string. This section clarifies the definition of boundary strings, and it introduces helpful notation for reasoning about such strings.
For a vector $\mathbf{p} \in \mathbb{F}^n$ where $n \in \mathbb{Z}^+$, we say $\mathbf{p}$ is a boundary string if and only if $\mathbf{p} \in \{0, 1\}^{n-1} \| 1$. It is efficient to check whether $\text{com}(\mathbf{p})$ commits a valid boundary string. Given $\text{com}(\mathbf{p})$, $\mathcal{P}$ opens $p[n]$ to prove it is one, and $\mathcal{P}$ proves $\mathbf{p} \odot (1 - \mathbf{p}) = \mathbf{0}$ (i.e., each $p_i \in [n] = 0$ or 1).

We use $\text{HW}(\mathbf{p})$ to denote the Hamming weight of a boundary string. I.e., the number of ones in $\mathbf{p}$. We now introduce two functions $\text{Partition}$ and $\text{Filter}$ that we use as analysis tools. We emphasize that we never run these functions inside ZK.

**Partition.** Consider a length-$n$ boundary string $\mathbf{p}$. $\mathbf{p}$ specifies a partition of a length-$n$ vector $\mathbf{v}$ into $\text{HW}(\mathbf{p})$ subvectors. We define a function $\text{Partition}$:

$$
\mathbf{p} = (0, \ldots, 0, 1, 0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots), \mathbf{v} \in \mathbb{F}^n
\Rightarrow \text{Partition}(\mathbf{p}, \mathbf{v}) = (\mathbf{v}(1), \ldots, \mathbf{v}(\text{HW}(\mathbf{p})))
\text{such that}
\mathbf{v}(1) = (v_1, \ldots, v_{n_1}), \mathbf{v}(2) = (v_{n_1 + 1}, \ldots, v_{n_1 + n_2}), \ldots
$$

**Filter.** A length-$n$ boundary string $\mathbf{p}$ also specifies a way to filter a length-$n$ vector $\mathbf{v}$ into a length-$\text{HW}(\mathbf{p})$ vector. We define a function $\text{Filter}$:

$$
\mathbf{p} = (0, \ldots, 0, 1, 0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots), \mathbf{v} \in \mathbb{F}^n
\Rightarrow \text{Filter}(\mathbf{p}, \mathbf{v}) = (v_{n_1}, v_{n_1 + n_2}, v_{n_1 + n_2 + n_3}, \ldots, v_n)
$$

**Expanding random challenges.** In our protocol, $\mathcal{V}$ will issue random challenges, and these challenges will be composed with $\mathcal{P}$’s chosen boundary string. We consider two ways to compose these:

1. For some public challenge $\chi \in \mathbb{F}$, let $s_1 \triangleq 1$, and for each $i \in [n-1]$, let $s_{i+1} \triangleq s_i(1 - p_i) + \chi^i p_i$.
   That is,
   $$
   \mathbf{p} = (0, \ldots, 0, 1, 0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots)
   \Rightarrow \mathbf{s} = (1, \chi, \chi^{n_1}, \ldots, \chi^{n_1 + n_2}, \ldots, \chi^{n_1 + n_2 + n_3}, \ldots)
   $$
   We denote this procedure by $\mathbf{s} \triangleq \text{Expand}_1(\mathbf{p}, \chi)$.

2. For some public challenge $\gamma \in \mathbb{F}$, let $s_1 \triangleq 1$, for each $i \in [n-1]$ in order, $s_{i+1} \triangleq \gamma s_i(1 - p_i) + p_i$.
   That is,
   $$
   \mathbf{p} = (0, \ldots, 0, 1, 0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots)
   \Rightarrow \mathbf{s} = (1, \gamma, \gamma^{n_1 - 1}, 1, \gamma, \ldots, \gamma^{n_2 - 1}, \ldots)
   $$
   We denote this procedure by $\mathbf{s} \triangleq \text{Expand}_2(\mathbf{p}, \gamma)$.

Starting from $\text{com}(\mathbf{p})$, we can compute commitments to the above compositions (i.e., $\text{com}(\mathbf{s})$) each via a circuit with $n - 1$ multiplication gates.
4.2 More Powerful Topology Matrices

Our protocol uses topology matrices (see Section 2.5).

We first introduce a ≈ 2× optimization to the topology matrix/vector of [YHH+23] (see Figure 5c). Note that part of the [YHH+23] topology matrix is dedicated to explicitly connecting inputs and (MULT) gate output wires to gate input wires in a fixed order (e.g., in Figure 5b, this order is ℓ₁, ℓ₂, r₁, r₂, 0). Our observation is that the specification of this constraint can be made external to the topology matrix (see Figure 5c, refined topology), reducing its size in two, and achieving corresponding performance improvement.

However, neither the topology matrix format of [YHH+23] nor the above improvement are suited to our approach, because their explicitly knows instruction boundaries, and hence explicit routing of registers and other wires into instruction entry points is allowed. We must hide this topology from V. To facilitate this, we further rearrange topology matrices of instructions of our ZK CPU (Figure 6). In particular, constants 0 and 1 and instruction inputs are not processed in a distinguished manner, but rather they are treated like outputs of regular multiplication gates. (We unify constant wires, input, and multiplication gates into a universal gate.) Formally, we use the following topology matrix equation:

\[ M \times (\text{in}_1, o_1, \ldots, \text{in}_n, o_n)^T = (\ell_1, r_1, \ldots, \ell_n, r_n)^T \] (3)

Here, \( n \) is the number of linear constraints defining a \( m \)-instruction (see Definition 1). We set \( n = n_{in} - m = n_x + m + 2 \) (see Section 3). This hides the true number of each gate type in the instruction. Looking ahead, an honest \( P \) will privately order the gates, starting from 1 · 1 = 1 (to capture 1 in the extended witness), followed by \( m \) registers, and ending with 1 · 0 = 0 (to capture the checking output).

Notice that in Equation (3), \( P \)'s extended witness (or, rather, its topology meta information) is now compositional in the sense that if we were to simply concatenate vectors from two different instructions, we would obtain new vectors of the same form. As we will see next (Section 4.3), a similar form of composition applies to topology matrices (and hence topology vectors), and this enables us to hide from \( V \) the boundaries between instructions.

4.3 Reducing a Tight ZK CPU to a ZK UROM

In this section, let us consider a tight ZK CPU with \( B \) instructions \( C_1, \ldots, C_B \), each of different size, and suppose that \( P \) wishes to execute \( C_1 \) followed by \( C_2 \) (i.e., \( C_2 \circ C_1 \)).

4.3.1 Special Case: No Registers

For simplicity, let us start by considering a special case where our CPU has no registers for passing data between instructions (i.e., \( m = 0 \)). Recall that, w.l.o.g., for each \( C_i \in [B] \), we assume \( n^{(i)} = n^{(i)}_{in} = n_x^{(i)} + 2 \) where \( C_i \) has \( n^{(i)}_{in} \) inputs, \( n_x^{(i)} \) multiplications.

Suppose \( P \) wishes to first execute \( C_1 \), then execute \( C_2 \). \( V \) should only learn \( n = n^{(1)} + n^{(2)} \), and \( V \) learns neither how many instructions, nor which instructions are executed (unless such information is implied by \( n \)). Now, imagine a larger circuit \( C \) that expresses the composition \( C_2 \circ C_1 \). In particular, \( C \) can be described by simply concatenating the gate-by-gate description of \( C_1 \) and \( C_2 \) and appropriately shifting the names (indexes) of \( C_2 \)'s gates and wires by \( n^{(1)} \). A key observation
is that the topology matrix for \( \mathcal{C} \) can be constructed by appropriately combining the topology matrices for \( \mathcal{C}_1 \) and \( \mathcal{C}_2 \):

\[
M = \begin{pmatrix}
M^{(1)} & 0 \\
0 & M^{(2)}
\end{pmatrix} \in \mathbb{F}^{2n \times 2n}, \quad n \triangleq n^{(1)} + n^{(2)}
\]

where \( M^{(1)} \) (resp. \( M^{(2)} \)) is the topology matrix induced by \( \mathcal{C}_1 \) (resp. \( \mathcal{C}_2 \)). Our approach hides \( \mathcal{C} \) (and \( M \)) from \( \mathcal{V} \), even though each \( M^{(i \in [B])} \) and \( n \) is public. For this simple case, our proof would proceed as follows:

1. \( \mathcal{P} \) commits \( n \) inputs \( \mathbf{i} \) and \( n \) MULT tuples \( \ell, r, o \) in the order described by Equation (3).

2. \( \mathcal{P} \) proves that the first MULT output of both subcircuits is 1 and that both circuits check to 0:

\[
o_1 = o_{n^{(1)}+1} = 1 \text{ and } o_{n^{(1)}} = o_{n^{(2)}} = 0
\]

3. \( \mathcal{P} \) proves in ZK that the committed values and \( M \) satisfy Equation (3). To achieve this, \( \mathcal{V} \) issues a uniform challenge \( \chi \) and \( \mathcal{P} \) proves in ZK that:

\[
\text{topology vector } c \quad \text{committed}
\]

\[
\left(1, \chi, \ldots, \chi_{2n-1}\right) \times M \times (\ell_1, \ldots, o_n)^T
\]

\[
\left(1, \chi, \ldots, \chi_{2n-1}\right) \times (\ell_1, \ldots, r_n)^T
\]

\[
\text{public} \quad \text{committed}
\]

To achieve the above steps while hiding \( \mathcal{C} \), \( \mathcal{P} \) commits to two additional vectors. The first is an appropriate boundary string (see Section 4.1) \( \mathbf{p} \):

\[
\mathbf{p} \triangleq 0, \ldots, 0, 1, 0, \ldots, 0, 1
\]

The second vector \( \mathbf{id} \) places the index of each branch at that branch’s boundary, and elsewhere \( \mathcal{P} \) fills the vector with arbitrary values in \([B]\):

\[
\mathbf{id} \triangleq \text{any values in } [B], 1, \text{any values in } [B], 2
\]

Looking ahead, these branch IDs will be used as indices to load instruction hashes from a ZK ROM (entries not on boundaries are dummy indices). The definition of \( \mathbf{id} \) implies that \( \text{Filter}(\mathbf{p}, \mathbf{id}) \) outputs a vector of branch IDs (see Section 4.1 for \( \text{Filter} \)’s definition). Informally, \( \mathbf{p} \) and \( \mathbf{id} \) jointly form a commitment to a particular execution path.

At a high level, our protocol leverages \( \mathbf{p} \) and \( \mathbf{id} \) to cheaply express Steps 2 and 3 as ZK constraints. In detail:

1. Step 1 only depends on \( n \) and is independent of \( M \). \( \mathcal{P} \) commits to her inputs and to MULT tuples.

2. Step 2 can be performed by checking the constraints:

   (a) \( \mathbf{p} \in \{0, 1\}^{n-1}||1 \). I.e., \( \mathbf{p} \) is a boundary string.
(b) If \( p_i \in [n] = 1 \), \( o_i \) must be 0.
(c) \( o_1 = 1 \), and if \( p_i \in [n-1] = 1 \), \( o_{i+1} \) must be 1.

The above constraints can be checked very efficiently.

3. To perform Step 3, \( \mathcal{V} \) cannot construct the topology vector \( c \), as \( M \) is private. Instead, our protocol requires that \( \mathcal{P} \) commits to \( c \). Of course, \( \mathcal{P} \) might attempt to cheat, so we need extra checks that ensure \( \text{com}(c) \) is properly constructed and is consistent with \( p \) and \( \text{id} \). We will soon show how this can be achieved via a so-called ZK unbalanced ROM (Section 4.4). For now, simply assume that \( \mathcal{P} \) commits to the following vector:

\[
c = (1, \chi, \ldots, \chi^{2n-1}) \times M
\]

where private \( M \) has a special structure – it has square matrices on the diagonal and 0s elsewhere. In particular, these square matrices are determined and ordered by the private executed path. I.e., it (in order) includes \( M^{(j)} \) for each \( j \in \text{Filter}(p, \text{id}) \) in order. Note that each \( M^{(i \in [B])} \) is public. Finally, once we have \( \text{com}(c) \), it suffices to show that \( \langle c, (in_1, \ldots, o_n) \rangle = \langle (1, \ldots, \chi^{2n-1}), (\ell_1, \ldots, r_n) \rangle \).

### 4.3.2 Handling Constant 1

Recall that the first MULT gate in each instruction should output 1, enabling that instruction to manipulate the constant 1. As a remark, it is surprisingly difficult to incorporate constants in our approach, because our constraint systems are merely linear (and not affine) over \( F \). Sub-step 2c forces that the output of the first MULT gate is 1, but so far, we have not explained how the inputs to this gate can be properly constrained. Our idea is to pass the constant 1 from one instruction to the next and, looking forward, this same handling will be used to enable the passing of persistent registers.

A naïve (failing) attempt to pass a 1 into an instruction would be to have a fixed wire of \( C \) carrying 1, to which each instruction can refer. However, we are working with a fixed instruction set (and we check hashes of executed instructions against the corresponding set of hashes). Informally, we could make an instruction reference a fixed wire in \( C \), outside of itself. However, due to our use of topology matrices, under the hood (i.e., in the supporting matrix algebra) such an instruction will access this wire via an offset to its own position on the execution path, resulting in a unique instruction (topology matrix) hash. Such an instruction cannot be checked against the fixed IS.

Thus, our instructions cannot refer to wires by their absolute position, but they can refer to wires via a fixed offset relative to their own position on the execution path. Indeed, our solution, at the high level, is for each instruction to “push forward” a 1 wire to the next instruction. This is possible because each instruction knows its own length, and can set up the corresponding constraint for the next instruction. Each instruction \( C_{i \in [B]} \) has a fixed offset to access (enforce) an input constraint of the next instruction. Thus, \( C_{i \in [B]} \)'s topology matrix (and hence hash) will be the same anywhere on the execution path. The very first instruction can pick up the 1 from a designated wire of \( C \).

This cleanly translates into our matrix representation. Let’s go through to our concrete example of \( \mathcal{P} \) proving a circuit \( C \) consisting of \( C_1 \) followed by \( C_2 \). Formally, the entire proof will be based on
a (slightly) updated equation:

\[
M \times (1, in_1, \ldots, o_n)^T = (\ell_1, \ldots, r_n, 1, 1)^T
\]

where each \( M^{(i)}_{(i+1) \cdots n} \) is public. (Here \( M^{(i)}_{(i+1) \cdots n} \) omits the first two constraints of \( M^{(i)} \), which define left/right wires of a MULT generating 1. As a complement, the last two rows of \( M^{(i)}_{(i+1) \cdots n} \) constrain the next instruction’s left/right wires of the MULT generating 1.) The IS will consist of \( B \) instructions \( M_{(i+1) \cdots n}^{(i)} \).

Crucially, while \( M \) is private, the first two rows of \( M \) are fixed and public. We need to construct the vector commitment of \((1, \chi, \ldots, \chi^{2n-1}) \times M = (1+\chi)\| (\chi^2(1, \ldots, \chi^{2n-1}) \times M^*)\), where

\[
M^* = \begin{pmatrix}
M^{(1)}_{(i+1) \cdots n} & 0 \\
0 & M^{(2)}_{(i+1) \cdots n}
\end{pmatrix}
\]

Hence, it suffices to construct the commitments of \((1, \chi, \ldots, \chi^{2n-1}) \times M^*\), the problem discussed in Step 3 of Section 4.3.1 and postponed to Section 4.3.4.

Jumping ahead, similarly to our importing a \( 1 = 1 \cdot 1 \) into an instruction, we will import registers via \( \text{reg} = 1 \cdot \text{reg} \):

### 4.3.3 Supporting Registers

Extending our idea of passing 1, we support register passing between two adjacently executed instructions. We view each register as a MULT, where the previous instruction defines MULT’s left/right wires. The translation of this into the matrix representation is similar to our handling of \( 1 \cdot 1 = 1 \). Consider the case with a single register as a simple example (the order of gates follows Section 4.3.1). We can (re)define the public matrix

\[
M^{(i)} = \begin{pmatrix}
\text{define } \ell_3 \\
\text{define } r_3 \\
\cdots \\
\text{define } \ell_{n^{(i)}_{\chi^2(1, \ldots, \chi^{2n-1})}} \\
\text{define } r_{n^{(i)}_{\chi^2(1, \ldots, \chi^{2n-1})}} \\
0 1 0 \cdots \ (\text{define 1}) \\
\text{define checking output} \\
0 1 0 \cdots \ (\text{define 1}) \\
0 1 0 \cdots \ (\text{define 1}) \\
\text{define first register}
\end{pmatrix} \in \mathbb{F}^{2n^{(i)} \times 2n^{(i)}}
\]

for each \( i \in [B] \). Here, the last two rows of \( M^{(i)} \) set the first register (as inputs to a MULT of the next instruction). The prior two rows similarly set a 1 for the next instruction.
Now, suppose $P$ wants to prove the execution of $C_1$ followed by $C_2$, where the register is initialized to $x$ as $C$’s input and stores $y$ as $C$’s output ($x, y$ are public). $P$ can commit $n = n^{(1)} + n^{(2)}$ inputs and MULT tuples and show:

$$M = (1, x, \ldots, r_n, 1, 1, 1, y)^T$$

$$M \Delta (\begin{pmatrix} 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & M^{(1)} \\ 0 & 0 & 0 & M^{(2)} \end{pmatrix})$$

$M$ is private but $P$ and $V$ can obtain the commitment of $(1, \chi, \chi^2, \ldots)$ by constructing the commitment of $(1, \chi, \ldots, \chi^{2n-1}) \times M$ by constructing the commitment of $(1, \chi, \ldots, \chi^{2n-1}) \times \left( \begin{array}{c} M^{(1)} \\ 0 \\ 0 \end{array} \right)$ (discussed next).

### 4.3.4 Committing to the Topology Vector

We now show how $P$ and $V$ can construct $\text{com}(e)$, a crucial task postponed from Section 4.3.1. The methodology applies to Sections 4.3.2 and 4.3.3. We explain it on the special case of two instructions $C_2 \circ C_1$; our discussion applies generally. We exploit the following equality:

$$c = (1, \chi, \ldots, \chi^{2n-1}) \times M$$

$$= (1, \ldots, \chi^{2n^{(1)}-1}) \times M^{(1)} \|
\chi^{2n^{(1)}}, \ldots, \chi^{2n^{(1)}+2n^{(2)}-1}) \times M^{(2)}$$

$$= (1, \ldots, \chi^{2n^{(1)}-1}) \times M^{(1)} \|
\chi^{2n^{(1)}}, \ldots, \chi^{2n^{(2)}-1}) \times M^{(2)}$$

$$= \left( a \triangleq \left( 1, \ldots, 1, \chi^{2n^{(1)}}, \ldots, \chi^{2n^{(1)}}, \chi^{2n^{(2)}} \right) \right) \odot
\left( b \triangleq \left( 1, \chi, \ldots, 2n^{(2)} \right) \times M^{(1)} \| (1, \chi, \ldots) \times M^{(2)} \right)$$

Hence, to construct $\text{com}(e)$, it suffices to construct $\text{com}(a)$ and $\text{com}(b)$. Note, $a$ is a structured vector based on $\chi$ and $p$ (see Section 4.1). We only need to construct $\text{com}(b)$, and the crucial observation is the following vectors are public:

$$\forall i \in [B], v^{(i)} \triangleq (1, \chi, \ldots, \chi^{2n^{(i)}-1}) \times M^{(i)}$$

The functionality we need is to “load” from ROM then “concatenate” $v^{(1)}$ and $v^{(2)}$. This can be viewed as

1. $P$ and $V$ agree on a read-only memory (ROM) storing (public) entries $(1, v^{(1)}), \ldots, (B, v^{(B)})$.
2. $P$ and $V$ load-concatenate $v^{(i \in [B])}$s where the ordered indexes are decided by Filter$(p, id)$.
Note that these vectors saved in ROM are randomized by \( V \)'s uniform challenge sent after \( p \) and \( id \) have been committed. As are instructions, these vectors are of different lengths. We capture this as a (more generic and novel) hybrid functionality ZK Unbalanced ROM (ZK UROM) and include the overview in Section 4.4. Crucially, the access cost of our ZK UROM is proportional to the length of the data retrieved – this is needed to meet our tight efficiency budget.

### 4.4 ZK Non-Zero-End Unbalanced ROM

We first observe that it is sufficient to design a ZK UROM supporting only non-zero-end vectors. This simplifies our task, enabling concise soundness checks based on Corollary 1, and can always be achieved e.g., by padding.

In ZK non-zero-end UROM, \( P \) and \( V \) agree on a set of key-value tuples \((1, v^{(1)}), \ldots, (B, v^{(B)})\), where \( v^{(i \in [B])} \) are non-zero-end vectors in \( F \) that can have different lengths. The objective is allowing \( P \) to commit to a vector \( v \), a concatenation of several \( v^{(i \in [B])} \)'s, e.g., \( v \triangleq v^{(1)} \| v^{(2)} \| v^{(1)} \). Crucially, \( V \) should only learn \( n \triangleq |v| \) and be convinced that \( v \) is a concatenation of vectors from UROM. Prior work (e.g., [YH23], on which we build) only considers ZK ROM over vectors of equal length (see Section 2.4).

Our ZK UROM protocol works in the commit-and-prove paradigm. I.e., we require \( P \) to directly commit to \( v \) and prove in ZK that \( v \) is a valid concatenation. To support this proof, \( P \) additionally commits how she wants to partition \( v \). That is, \( P \) commits a length-\( n \) boundary string \( p \) and a length-\( n \) vector \( id \in [B]^n \) such that for each \( x \in \text{Filter}(p, id) \) and \( y \in \text{Partition}(p, v) \) pair (total \( \text{HW}(p) \) pairs, unknown to \( V \)) in sequence, \( y = v^{(x)} \).

To see the intuition behind our protocol, consider a simplified single-read task: \( P \) commits a vector \( w \) and a single index \( t \) and wants to prove that \( w = v^{(t)} \). This can be checked by \( V \) issuing a uniform challenge \( \gamma \in F \) where \( P \) and \( V \) agree on another balanced ROM storing K-V tuples: \((1, \text{mac}^{(1)}), \ldots, (B, \text{mac}^{(B)})\) where \( \text{mac}^{(i)} \triangleq (1, \gamma, \gamma^2, \ldots) \times v^{(i)} \in F \) for each \( i \in [B] \). Now, by accessing the ZK ROM (see Section 2.4), \( P \) and \( V \) convert \( \text{com}(t) \) into \( \text{com}(\text{mac}^{(t)}) \). Then, it suffices to show:

1. \( \text{last}(w) \neq 0 \). This can be proved by requiring \( P \) to commit a value \( \text{inv} \) and show that \( \text{last}(w) \cdot \text{inv} = 1 \).

2. \( \langle (1, \gamma, \gamma^2, \ldots), w \rangle = \text{mac}^{(t)} \). This can be proved by opening \( \text{com}((1, \gamma, \gamma^2, \ldots), w) - \text{mac}^{(t)} \).

   Note that \( \gamma \) is public and parties hold \( \text{com}(w), \text{com}(\text{mac}^{(t)}) \).

Soundness is reduced to Corollary 1 as \( P \) is prevented by Step 1 from appending the returned vector with zeros.

Our ZK UROM protocol generalizes the above idea to \( v \) with the help of committed \( p \) and \( id \). In particular, since \( p \) already marks where each subvector ends, and the corresponding committed \( id \) includes the index of each subvector, we can perform the above checks only at the position where \( p_i = 1 \). That is, \( P \) and \( V \) perform a check for each position, but checks in positions where \( p_i = 0 \) are dummy. Formalizing the above, we outline our protocol:

1. \( V \) issues a uniform challenge \( \gamma \in F \) where \( P \) and \( V \) agree on another balanced ROM storing K-V tuples \((1, \text{mac}^{(1)}), \ldots, (B, \text{mac}^{(B)})\) where (public) \( \text{mac}^{(i)} \triangleq (1, \gamma, \gamma^2, \ldots) \times v^{(i)} \) for each \( i \in [B] \).
2. \( \mathcal{P} \) and \( \mathcal{V} \) generate \( \text{com}(\text{smac}) \) by “reading” single-element ZK ROM (see Section 2.4) initialized by \( \text{mac}(1), \ldots, \text{mac}(B) \) at positions \( \text{id} \), where each 
\[
\text{smac}_{i \in [n]} = \text{mac}(\text{id}_i)
\]

3. \( \mathcal{P} \) and \( \mathcal{V} \) generate commitment of the structured vector \( s \) based on \( \gamma \) and \( p \) via \( \text{Expand}_2 \) (see Section 4.1):
\[
\begin{align*}
p & = (0, \ldots, 0, 1, 0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots) \\
\Rightarrow s & = (1, \ldots, \gamma^{n_1-1}, 1, \ldots, \gamma^{n_2-1}, 1, \ldots, \gamma^{n_3-1}, \ldots)
\end{align*}
\]

4. \( \mathcal{P} \) proves that for each \( p_i \in [n] = 1 \), it holds \( v_i \neq 0 \). This corresponds to the check in Step 1 of the single-read task. This can be performed by requiring \( \mathcal{P} \) to commit to another length-\( n \) vector \( \text{inv} \) where 
\[
\text{inv}_i = (v_i)^{-1} \text{ if } p_i = 1; \text{inv}_i = 0 \text{ otherwise}
\]
\( \mathcal{P} \) then shows that \( \text{inv} \odot v - p = 0 \).

5. \( \mathcal{P} \) proves that for each tuple \( a \in \text{Partition}(p, s), b \in \text{Partition}(p, v), c \in \text{Partition}(p, \text{smac}) \) (in order, total HW(\( p \)) pairs), \( \langle a, b \rangle = \text{last}(c) \). This corresponds to the check in Step 2 of the single-read task. This can be performed by proving that, \( \forall i \in [n] \):
\[
\begin{align*}
p_i \cdot (\langle s[:i], v[:i] \rangle - \langle p[:i], \text{smac}[:i] \rangle) & = 0
\end{align*}
\]
Note, the above equality trivially holds for all \( p_i = 0 \). Moreover, when \( p_i \) is equal to 1, both \( \langle s[:i], v[:i] \rangle \) and \( \langle p[:i], \text{smac}[:i] \rangle \) are accumulating the sum of \( \text{macs} \) used so far. Importantly, \( \mathcal{P} \) and \( \mathcal{V} \) do not compute these sums for each position separately, which incurs quadratic overhead. Rather, they accumulate a running total, which is being checked at each step. Thus, the total complexity of this check is linear.

4.4.1 Using ZK UROM with Topology Vectors

Recall, our protocol for ZK CPU is reduced to a ZK UROM, where the data are the instructions’ topology vectors. In the course of this reduction, \( \mathcal{P} \) and \( \mathcal{V} \) generate commitments to \( p \) and \( \text{id} \) (see Section 4.3). We need these commitments for the operation of UROM as well. The low-level format of these vectors is different from what UROM needs: while the vectors, as described in Section 4.3 manage gates, UROM needs to account for two wires for each of these gates. This discrepancy is easily reconciled, and we can work with a single copy of \( p \) and \( \text{id} \).

A second, more subtle, issue is that each topology vector ends with 0. This is because the last column of a topology matrix denotes the contribution of the last output of the instruction to each wire. Note that the last output represents the checking output of the instruction, which is not an input of any wire, resulting in the all-0 last column of the topology matrix. This does not fit the non-zero-end requirement!

While this can be resolved by appending 1, we resolve it more efficiently as follows. Since the checking output in a valid instruction is 0, we simply add it into the instruction’s first (left) wire. This does not change the function of the instruction, and guarantees that the last column now has a single leading 1. This modification will make each topology vector end with 1. Further, in our proof we need to invert the last position of each topology vector; having set it to 1 optimizes this task. Namely, the vector \( \text{inv} \) committed by \( \mathcal{P} \) in Step 4 is precisely the boundary string \( p \).
5 Formalization

This section formalizes our approach. See Section 4 for a detailed overview of our approach.

5.1 Ideal ZK Non-Zero-End UROM: \( F_{CPZK-UROM} \)

We define the ideal functionality for CPZK with a single read-only memory for unbalanced, non-zero-end vectors, denoted \( F_{CPZK-UROM} \) and presented in Figure 8. \( F_{CPZK-UROM} \) is defined similarly to \( F_{CPZK-ROM} \). The main difference is that \( F_{CPZK-UROM} \) allows \( P \) to initialize the UROM with different-length vectors (via \( \text{InitUROM} \)). Furthermore, \( F_{CPZK-UROM} \) allows \( P \) to read a length-\( n \) vector \( d \) from the UROM (via \( \text{ReadUROM} \)). Vector \( d \) must partition into subvectors where each subvector is a UROM entry. Before calling \( \text{ReadUROM} \), \( P \) can choose the content it wishes to read via \( \text{SetProg} \). This choice is encoded by length-\( n \) vectors \( p \) and \( id \), where \( p \) is the boundary string encoding how \( P \) wishes to partition \( d \) and \( \text{Filter}(p, id) \) is the (ordered) set of indices \( P \) wishes to read.

5.2 Our Protocols: \( \Pi_{CPZK-UROM} \) and \( \Pi_{ZKCPU} \)

Recall that our tight ZK CPU protocol is designed in the \( F_{CPZK-UROM} \)-hybrid model, and our ZK UROM protocol is designed in the \( F_{CPZK-ROM} \)-hybrid mode; see Section 4. We formalize our protocols as \( \Pi_{CPZK-UROM} \) (Figures 9 and 10) and \( \Pi_{ZKCPU} \) (Figures 11 and 12).

We state the security theorems regarding these two protocols. In this section, we provide only a proof sketch for each theorem for readability. The complete proofs are deferred to Appendix A.

**Theorem 1.** Let the UROM be initialized with \( B \) non-zero-end vectors where each \( i \)-th vector is of length-\( n^{(i)} \). Let the read-out vector be of length-\( n \). Then, protocol \( \Pi_{CPZK-UROM} \) (Figures 9 and 10) \( UC \)-realizes \( F_{CPZK-UROM} \) (Figure 8) in the \( F_{CPZK-ROM} \)-hybrid model (Figure 4) with soundness error \( \frac{\max\{n,n^{(1)},...,n^{(B)}\}-1}{|F|} \) and perfect zero-knowledge, in the presence of a static unbounded adversary.

**Proof Sketch.** The proof is performed by constructing the simulator \( S \). Note that the instructions related to the CPZK part in \( F_{CPZK-UROM} \) are the same as \( F_{CPZK-ROM} \) (see the “CPZK” box in \( F_{CPZK-UROM} \) and \( F_{CPZK-ROM} \); note this is not the ZK property). Thus, the simulation for these instructions is straightforward. Here, we only focus on constructing the simulator for the instructions in the unbalanced non-zero-end read-only memory part.

For these instructions, we need to show completeness (trivial, omitted); soundness (constructing \( S \) for \( P^* \)); and Zero-Knowledge (constructing \( S \) for \( V^* \)).

**Zero-Knowledge, \( S \) for \( V^* \):** Note that the simulator for a malicious \( V^* \) is trivial. This is because (1) \( P \) has no output, and (2) \( V^* \) in the real-world execution only receives some commitment IDs (i.e., \( cids \)). In particular, these \( cids \) are revealed by the \( F_{CPZK-UROM} \) to the simulator. (Indeed, \( V^* \) also receives some output from the \( \text{Check} \) call, but the result is always \( \text{true} \)). Thus, the simulation is perfect.

**Soundness, \( S \) for \( P^* \):** For a malicious \( P^* \), the simulator \( S \) interacts with \( F_{CPZK-UROM} \), runs \( P^* \) as a subroutine, and emulates the hybrid \( F_{CPZK-ROM} \) for her. In particular, the simulator will emulate a real-world honest \( V \) interacting with \( P^* \). As \( V \) has no input, \( S \) can trivially emulate him. Crucially, \( S \) can trivially extract \( P^* \) inputs (i.e., the witness) to each instruction of \( F_{CPZK-ROM} \). If the emulated \( V \) outputs \( \text{cheating} \), \( S \) sets the flag in \( F_{CPZK-UROM} \) to output \( \text{cheating} \) to the ideal \( V \); otherwise, \( S \) simply sends the extracted inputs to \( F_{CPZK-UROM} \).
Functionality $\mathcal{F}_{\text{CPZK-UROM}}$

$\mathcal{F}_{\text{CPZK-UROM}}$, parameterized by a field $\mathbb{F}$, proceeds as follows, running with a prover $\mathcal{P}$, a verifier $\mathcal{V}$ and an adversary $\mathcal{S}$:

The functionality supports all instructions of $\mathcal{F}_{\text{CPZK}}$.

<table>
<thead>
<tr>
<th>Unbalanced Non-Zero-End Read-Only Memory</th>
</tr>
</thead>
</table>

**Initialize UROM.** On receiving $(\text{InitUROM}, u^{(1)}, \ldots, u^{(B)})$ from $\mathcal{P}$, where for each $u^{(i)} \in \mathbb{F}^n$, each $u_j^{(i)}$ is recorded as a $cid$:

1. For each $i \in [B]$, fetch $(u_1^{(i)}, x_1^{(i)}), \ldots, (u_n^{(i)}, x_n^{(i)})$ and let $x^{(i)} := (x_1^{(i)}, \ldots, x_n^{(i)})$. Halt if $last(x^{(i)}) = 0$. (last($x^{(i)}$) must be a non-zero element if $\mathcal{P}$ is honest.)
2. Create a key-value store $X$ where

   $$X[1] := x^{(1)}, \ldots, X[B] := x^{(B)}$$

   and set $f_{\text{urom}} := \text{honest}$.
3. Send $(\text{initurom}, u^{(1)}, \ldots, u^{(B)})$ to $\mathcal{V}$ and $\mathcal{S}$.

Ignore the subsequent calls to $\text{InitUROM}$.

**Set Program.** On receiving $(\text{SetProg}, cid^{(p)}, cid^{(id)})$ from $\mathcal{P}$ where $|cid^{(p)}| = n \in \mathbb{Z}^+$ and each $cid^{(i)}_{i \in [n]}$, $cid^{(id)}_{i \in [n]}$ was recorded: Fetch $(cid^{(p)}_i, p_i), (cid^{(id)}_i, id_i)$ for each $i \in [n]$. Record $p$ and $id$. If $p \in \{0, 1\}^{n-1}\|1$, send $(\text{setprog}, cid^{(p)}, cid^{(id)})$ to $\mathcal{V}$ and $\mathcal{S}$; otherwise, halt the functionality. (If $\mathcal{P}$ is honest, $p$ must be a length-$n$ boundary string, i.e., $p \in \{0, 1\}^{n-1}\|1$.) Ignore the subsequent calls to $\text{SetProg}$.

**Read UROM.** On receiving $(\text{ReadUROM}, cid^{(d)}, d)$ from $\mathcal{P}$ where (1) $\text{InitUROM}$ and $\text{SetProg}$ were executed; (2) $|cid^{(d)}| = |d| = |p| = |id| = n$; (3) there is no recorded tuple for each $cid^{(d)}_{i \in [n]}$; and (4) each $d_{i \in [n]} \in \mathbb{F}$: Record tuples $(cid^{(d)}_1, d_1), \ldots, (cid^{(d)}_n, d_n)$.

1. If $\mathcal{P}$ is honest, $id \in [B]$
2. If $\mathcal{P}$ is corrupted, set $f_{\text{urom}} := \text{cheating}$ when there exists some $i \in [n]$ such that $id_i \notin [B]$.

For each $x \in \text{Partition}(p, d)$, $y \in \text{Partition}(p, id)$ pair in order (there are $\text{HW}(p)$ pairs in total):

3. If $\mathcal{P}$ is honest, $last(x) \neq 0$ and $X[last(y)] = x$.
4. If $\mathcal{P}$ is corrupted, set $f_{\text{urom}} := \text{cheating}$ when:

   $$last(x) = 0 \text{ or } X[last(y)] \neq x$$

Send $(\text{readurom}, cid^{(d)})$ to $\mathcal{V}$ and $\mathcal{S}$. Ignore the subsequent calls to $\text{ReadUROM}$.

**Check UROM.** On receiving $\text{CheckUROM}$ from $\mathcal{P}$ where $\text{ReadUROM}$ was executed: If $\mathcal{P}$ is corrupted and $\mathcal{S}$ sends Cheat, set $f_{\text{urom}} := \text{cheating}$. Send $(\text{checkurom}, f_{\text{urom}})$ to $\mathcal{V}$ and $\mathcal{S}$. Ignore the subsequent calls to $\text{CheckUROM}$.

Figure 8: Ideal functionality for commit-and-prove zero-knowledge with a single read-only memory for unbalanced non-zero-end vectors.
Protocol $\Pi_{\text{CPZK-ROM}}$

The protocol is parameterized by finite field $\mathbb{F}$. All instructions of the CPZK part are handled by $\mathcal{F}_{\text{CPZK-ROM}}$ in the natural way.

**Initialize UROM.** $\mathcal{P}$ selects vectors (commitments) to initialize UROM. In particular, $\mathcal{P}$ proves that each initial vector is non-zero-end.

1. $\mathcal{P}$ generates $B$ fresh\(^a\) $\text{cids}$ as $\text{cid}^{(b)}_i$. $\mathcal{P}$ sends (a) $(\text{Commit}, \text{cid}^{(b)}_i, \bar{h}_i)$ for each $i \in [B]$ to $\mathcal{F}_{\text{CPZK-ROM}}$, where $\alpha_i$ is the element committed by $\text{last}(u)^{(i)}$ and $\bar{h}_i := \text{Inverse}(\alpha_i)$; (b) $(\text{Check}, \text{c}_{\text{check}}^{(b)}, \text{last}(u)^{(i)}), \text{cid}^{(b)}_i)$ to $\mathcal{F}_{\text{CPZK-ROM}}$, where $C_{\text{check}}^i$ is a circuit with two length-$B$ inputs $\alpha$, $\bar{h}_i$ that outputs $\alpha_i \cdot \bar{h}_i – 1$ for each $i \in [B]$; and (c) $(\text{InitUROM}, u^{(1)}, \ldots, u^{(B)})$ to $\mathcal{V}$.

2. $\mathcal{V}$ on receiving $(\text{InitUROM}, u^{(1)}, \ldots, u^{(B)})$ from $\mathcal{P}$: For each $u^{(i)} = (u^{(i)}_1, \ldots, u^{(i)}_{n-(i)})$, $\mathcal{V}$ checks if each $u^{(i)}_j \in [u^{(i)}]$ exists as a $\text{cid}$ (from previous $\mathcal{F}_{\text{CPZK-ROM}}$’s $(\text{commit}, \cdot)$ or $(\text{linear}, \cdot)$ messages). If so, then $\mathcal{V}$ checks if he receives (a) $(\text{commit}, \text{cid}^{(b)}_i)$ for each $i \in [B]$ from $\mathcal{F}_{\text{CPZK-ROM}}$; and (b) $(\text{check}, C_{\text{check}}^i, \text{last}(u)^{(B)}), \text{cid}^{(b)}_i, \text{true})$ from $\mathcal{F}_{\text{CPZK-ROM}}$. If not, $\mathcal{V}$ halts; otherwise, $\mathcal{V}$ outputs $(\text{initurom}, u^{(1)}, \ldots, u^{(B)})$, marks $\text{initurom}$ as being executed, and ignores the subsequent $\text{InitUROM}$ messages.

**Set Program.** $\mathcal{P}$ commits the boundary string $p$, and the vector $\text{id}$ encoding the execution path at each position where $p[i] = 1$.

3. $\mathcal{P}$ sends (a) $(\text{Open}, \text{cid}^{(p)}_i)$ to $\mathcal{F}_{\text{CPZK-ROM}}$; (b) $(\text{Check}, \text{c}_{\text{check}}^{(p)}, \text{cid}^{(p)}_1, \ldots, \text{cid}^{(p)}_{n-1-1})$ to $\mathcal{F}_{\text{CPZK-ROM}}$, where $C_{\text{check}}^i$ is a circuit with $n-1$ inputs $p_1, \ldots, p_{n-1}$ that outputs $p \oplus (1 - p)$; and (c) $(\text{SetProg}, \text{cid}^{(id)}_i)$ to $\mathcal{V}$.

4. $\mathcal{V}$ on receiving $(\text{SetProg}, \text{cid}^{(id)}_i)$ from $\mathcal{P}$, where $|\text{cid}^{(id)}_i| = n \in \mathbb{Z}^+$ and each $\text{cid}^{(id)}_i$ exists as a $\text{cid}$: If $\mathcal{V}$ does not receive (a) $(\text{open}, \text{cid}^{(p)}_i, 1)$ from $\mathcal{F}_{\text{CPZK-ROM}}$ or (b) $(\text{check}, C_{\text{check}}^{(p)}, \text{cid}^{(p)}_1, \ldots, \text{cid}^{(p)}_{n-1}, \text{true})$ from $\mathcal{F}_{\text{CPZK-ROM}}$, $\mathcal{V}$ halts; otherwise, $\mathcal{V}$ outputs and records $(\text{setprog}, \text{cid}^{(p)}_i, \text{cid}^{(id)}_i)$, marks $\text{setprog}$ as being executed, and ignores the subsequent $\text{SetProg}$ messages.

**Read UROM.** $\mathcal{P}$ directly commits the reading results as $d$ (and later proves that she does not cheat).

5. For each $i \in [n]$, $\mathcal{P}$ sends $(\text{Commit}, \text{cid}^{(d)}_i, d_i)$ to $\mathcal{F}_{\text{CPZK-ROM}}$; and (b) $(\text{ReadUROM})$ to $\mathcal{V}$.

6. $\mathcal{V}$ on receiving $(\text{ReadUROM})$ from $\mathcal{P}$, $\mathcal{V}$ ignores the messages if $\text{initurom}$ or $\text{setprog}$ has not been executed. Otherwise, let $|\text{cid}^{(p)}| = |\text{cid}^{(id)}| = n \in \mathbb{Z}^+$. For each $i \in [n]$, $\mathcal{V}$ obtains $(\text{commit}, \text{cid}^{(d)}_i)$ from $\mathcal{F}_{\text{CPZK-ROM}}$. $\mathcal{V}$ outputs and records $(\text{readurom}, \text{cid}^{(d)}_i)$, marks $\text{readurom}$ as being executed, and ignores the subsequent $\text{ReadUROM}$ messages.

\(^a\)We assume these $\text{cids}$ will not be used in the future as the inputs from the environment $\mathcal{E}$ to avoid trivial distinguisher.

\(^b\)Note that $\mathcal{V}$ also checks that the circuit is constructed correctly with expected commitments as inputs. In particular, $\mathcal{V}$ can notice $\mathcal{P}$’s abort.

Figure 9: The protocol of CPZK with a single ROM for unbalanced non-zero-end vectors in the $\mathcal{F}_{\text{CPZK-ROM}}$-hybrid model.
Protocol II_{CPZK-ROM} (Cont.)

Check UROM. $P$ sends $(CheckUROM)$ to $V$. $V$ ignores the message if $readurom$ has not been executed. Otherwise, $P$ and $V$ retrieve $u^{(i \in [B])}$ and $cid_{(p, id, d)}$, where $|u^{(i \in [B])}| = n^{(i)}$ and $|cid^{(p)}| = |cid^{(d)}| = |cid^{(id)}| = n$. $P$ also retrieves $p, id, d \in \mathbb{F}^n$. Proceed:

7. $P$ convinces $V$ that for each $x \in Partition(p, d)$, the last($x$) $\neq 0$:

   (a) $P$ generates $n$ fresh $\star$ $cids$ as $cid^{(mac)}_1, \ldots, cid^{(mac)}_n$. For each $i \in [n]$, $P$ sends $(Commit, cid^{(mac)}_i, Inverse(d_i))$ to $F_{CPZK-ROM}$ if $p_i = 1$; $P$ sends $(Commit, cid^{(mac)}_i, 0)$ to $F_{CPZK-ROM}$ if $p_i = 0$. $P$ further sends $(Check, C^2_{check}, cid^{(mac)}_i, cid^{(d)}_i, cid^{(id)}_i)$ to $F_{CPZK-ROM}$ where $C^2_{check}$ is a circuit with three length-$n$ inputs $inu, dp, p$ that outputs $inu \cdot dp = p_i$ for each $i \in [n]$.

   (b) If $V$ does not receive (i) $n$ (commit, ..) messages for each $cid^{(mac)}_i$, or (ii) $(check, C^2_{check}, cid^{(mac)}_i, cid^{(d)}_i, cid^{(id)}_i, true)$ from $F_{CPZK-ROM}$, $V$ outputs $(checkurom, cheating)$ and aborts.

8. $P$ convinces $V$ that (a) $id \in [B]^n$ and (b) for each $x \in Partition(p, d)$, $y \in Partition(p, id)$ pair in order, $x$ is exactly the vector committed by $u^{(last(y))}$: $P$ samples a uniform challenge $\gamma \in \mathbb{F}$ and sends it to $P$. Then proceed as follows:

   (a) Generate committed single-element MAC of each vector committed by $u^{(i \in [B])}$ by polynomial evaluation at $\gamma$: For each $i \in [B]$, $P$ generates fresh $\star$ $cid$ as $cid^{(mac)}_i$, then $P$ sends $(Linear, cid^{(mac)}_i, u^{(i)}, 0, 1, \gamma, \ldots, \gamma^{n(i)-1})$ to $F_{CPZK-ROM}$.

   (b) $P$ uses (hybrid) single-element ZK ROM to construct a length-$n$ vector of selected MACs by committed $id$:

      i. $P$ sends $(InitROM, cid^{(mac)}_i)$ to $F_{CPZK-ROM}$. If $V$ does not receive $(initrom, cid^{(mac)}_i)$ from $F_{CPZK-ROM}$ (Note that $V$ already knows $cid^{(mac)}_i$), $V$ outputs $(checkurom, cheating)$ and aborts.

      ii. $P$ generates $n$ fresh $\star$ $cids$ as $cid^{(mac)}_{id, 1}, \ldots, cid^{(mac)}_{id, n}$. For each $i \in [n]$, $P$ sets $smac_i := mac[id, i]$. $P$ then sends $(ReadROM, cid^{(mac)}_{id, i}, smac, cid^{(id)}_i)$ to $F_{CPZK-ROM}$. If $V$ does not receive $(readrom, cid^{(mac)}_{id, i}, cid^{(id)}_i)$ from $F_{CPZK-ROM}$ (Note that $V$ already knows $cid^{(id)}_i$), $V$ outputs $(checkurom, cheating)$ and aborts. $V$ records $cid^{(mac)}_{id, i}$.

      iii. $P$ sends $(CheckROM)$ to $F_{CPZK-ROM}$. If $V$ does not receive $(checkrom, honest)$ from $F_{CPZK-ROM}$, $V$ outputs $(checkurom, cheating)$ and aborts.

   (c) $P$ convinces $V$ that the committed $smac$ at $p_i \in [n] = 1$ are indeed equal to $(1, \gamma, \gamma^2 \ldots \times x^T$ for each $x \in Partition(p, d)$:

      i. $P$ sends $(Check, C^3_{check}, cid^{(d)}_i, cid^{(id)}_i, cid^{(mac)}_{id, i})$ to $F_{CPZK-ROM}$, where $C^3_{check}$ is a circuit with inputs $d, p, smac$ that outputs: $p_i \cdot (\sum_{j=1}^{i} d_j \cdot s_j = \sum_{j=1}^{i} p_j \cdot smac_j)$ for each $i \in [n]$ where $s \triangleq Expand_2(p, \gamma)$ (defined in Step 2 of Section 4.1).

      ii. If $V$ does not receive the message $(check, C^3_{check}, cid^{(d)}_i, cid^{(id)}_i, cid^{(mac)}_{id, i}, true)$ from $F_{CPZK-ROM}$, $V$ outputs $(checkurom, cheating)$ and aborts; otherwise, $V$ outputs $(checkrom, honest)$.

Figure 10: The (Cont.) protocol of CPZK with a single ROM for unbalanced non-zero-end vectors in the $F_{CPZK-ROM}$-hybrid model.
Protocol $\Pi_{ZKCPU}$

$\Pi_{ZKCPU}$ runs with a prover $P$, a verifier $V$, and is parameterized by a field $F$, an non-negative integer $m$, a positive integer $B$ and $B$ $m$-instructions (defined in Definition 1) $C_1, \ldots, C_B$, an initial state $st^{(0)} \in F^m$ and a final state $st^{(\text{final})} \in F^m$. For each $i \in [B]$, let $m$-instruction $C_i$ have $n^{(i)}_m$ inputs and $n^{(i)}_\chi$ multiplication gates. Note that $n^{(i)}_m + n^{(i)}_\chi \geq m$. W.l.o.g., for each $i \in [B]$, assume $n^{(i)}_m - m = n^{(i)}_\chi + m + 2$ and denote this value as $n^{(i)}$. Recall that each $m$-instruction induces a topology matrix $M^{(i)} \in \mathbb{F}^{2n^{(i)} \times 2n^{(i)}}$ as defined in Equation (5), where we change the right-top corner of each $M^{(i)} \in [B]$ from 0 to 1 (see discussion in Section 4.4.1). $\Pi_{ZKCPU}$ proceeds:

1. $P$ claims the size of the execution. $P$ on receiving $(\text{Prove}, \tau, i_1, \ldots, i_r, in_1, \ldots, in_r)$, $P$ calculates and sends $n = \sum_{j \in [\tau]} n^{(i)}_j$.

2. $P$ commits in, $\ell, r, o$ of the execution. $P$ constructs the following 4 length-$n$ vectors: $\text{in} \triangleq in_1 \parallel \cdots \parallel in_r$. (Each $|in_j| = n^{(i)}_j - m$.) Set $\ell, r, o$ be empty. Let the $m$ registers be $st_j$ after executing the first $j$ instructions. For each $j \in [\tau]$, let $\ell_j := \ell[j] + 1$, $r := r[j] + 1$, $o := o[j] + 1$. I.e., this captures the 1 in the extended witness as a 1·1 = 1 multiplication.

(b) For each $k \in [m]$, let $\ell := \ell[j] + 1$, $r := r[j] + 1$, $o := o[j] + 1$. I.e., this captures register inputs as multiplications.

(c) For each multiplication in $C_{i_j}$ (in the same order related to $M^{(i_j)}$), let the left/right/output wire value of this multiplication be $val(\ell, r, o)$ (i.e., they can be driven from evaluating $C_{i_j}(st_{j-1}[in_j])$): Let $\ell := \ell[j] + 1$, $r := r[j] + 1$, $o := o[j] + 1$. I.e., this captures the 0 checking output as a multiplication.

$P$ sends $4n$ fresh cids as $\text{cid}^{(\text{in}/\ell/r/o)}$. For each $j \in [n]$, $P$ sends $(\text{Commit}, \text{cid}_j^{(\text{in}/\ell/r/o)}, in_j/\ell_j/r_j/o_j)$ to $\mathcal{F}_{\text{CPZK-UROM}}$.

3. $P$ commits $p, id$ where (a) $p$ is a length-$n$ boundary string marking 1 at positions $\sum_{j=1}^{k} n^{(i_j)}_j$ for each $k \in [\tau]$; and (b) $id \in [B]^n$ such that $Filter(p, id) = \{i_1, \ldots, i_r\}$. $P$ constructs the following 2 length-$n$ vectors:

$$p = (0, \ldots, 0, 1, 0, \ldots, 0, 1, \ldots, 0, 0, 1) \quad id = (i_1, \ldots, i_2, \ldots, i_{r-1}, 0, \ldots, 0, 1)$$

$P$ generates $2n$ fresh cids as $\text{cid}^{(p/id)}$. For each $j \in [n]$, $P$ sends $(\text{Commit}, \text{cid}_j^{(p/id)}, p_j/id_j)$ to $\mathcal{F}_{\text{CPZK-UROM}}$.

4. $V$ issues uniform challenge $\chi \in \mathbb{F}$ to compress each topology matrix to topology vector. $V$ on receiving $n$ from $P$, $V$ waits for $6n$ cids as $(\text{commit}, \text{cid}_j^{(\text{in}/\ell/r/o/p/id)})$ from $\mathcal{F}_{\text{CPZK-UROM}}$. $V$ samples and sends $\chi \in \mathbb{F}$ to $P$.

5. $P$ and $V$ initialize ZK UROM using $B$ topology vectors. $P$ and $V$ compute $u^{(i)} := (1, x, \ldots, x^{2n^{(i)}-1}) \times M^{(i)}$ for each $i \in [B]$. Recall that each last$(u^{(i)}(B)) = 1$. For each $i \in [B]$, each $j \in 2n^{(i)}$, $P$ generates a fresh $cid$ as $u^{(i)}_j$, $P$ sends $(\text{Linear}, u^{(i)}_{j}, v^{(i)}_{j})$ to $\mathcal{F}_{\text{CPZK-UROM}}$; $V$ obtains $(\text{Linear}, u^{(i)}_{j}, v^{(i)}_{j})$ from $\mathcal{F}_{\text{CPZK-UROM}}$; if $v^{(i)}_{j} \neq v^{(i)}_{j}$, $V$ outputs $(\text{prove}, \text{false}, n)$ and aborts. $P$ finally sends $(\text{Init}, u^{(1)}_j, \ldots, u^{(B)}_j)$ to $\mathcal{F}_{\text{CPZK-UROM}}$. Note that this is free since $u^{(i)}(B)$ committing values known by $V$.

Figure 11: The protocol of a tight ZK CPU in the $\mathcal{F}_{\text{CPZK-UROM}}$-hybrid model.
Protocol $\Pi_{ZKCPU}$ (Cont.)

6. $\mathcal{P}$ uses committed $p, id$ to read ZK UROM. $\mathcal{P}$ and $\mathcal{V}$ use Linear in $\mathcal{F}_{CPZK-UROM}$ hybrid to generate a 0 committed by $cid^{zero}$.

(a) $\mathcal{P}$ sends $(\text{SetProg}, cid^{(zero)}, cid^{(p)}, \ldots, cid^{(n)}, cid^{(i)}, cid^{(id)}, cid^{(id)}, \ldots, cid^{(id)}, cid^{(id)}$) to $\mathcal{F}_{CPZK-UROM}$. If $\mathcal{V}$ does not receive the setprog message from $\mathcal{F}_{CPZK-UROM}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts. Otherwise, let $\mathcal{V}$ receive $(\text{setprog}, cid^{(zero)}, cid^{(i)}, \ldots, cid^{(n)}, cid^{(i)}, cid^{(id)}, cid^{(id)}, \ldots, cid^{(id)}, cid^{(id)})$. If $cid^{(p)} \neq cid^{(id)}$ or $cid^{(id)} \neq cid^{(id)}$ ($\mathcal{V}$ received in Step 3) or $cid^{zero} \neq cid^{zero}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts.

(b) $\mathcal{P}$ constructs a length-2n vector $d \triangleq v^{(i1)} \ldots |v^{(i\ell)}$. $\mathcal{P}$ generates 2n fresh cids as $cid^{(d)}$. $\mathcal{P}$ sends $(\text{ReadUROM}, cid^{(d)}, d)$ to $\mathcal{F}_{CPZK-UROM}$. $\mathcal{V}$ obtains $(\text{ReadUROM}, cid^{(d)})$ from $\mathcal{F}_{CPZK-UROM}$. $\mathcal{P}$ sends $(\text{CheckUROM})$ to $\mathcal{F}_{CPZK-UROM}$. If $\mathcal{V}$ does not receive $(\text{checkurom}, \text{honest})$ from $\mathcal{F}_{CPZK-UROM}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts.

7. $\mathcal{V}$ checks that the multiplications are formed correctly as well as all linear constraints.

(a) $\mathcal{P}$ sends $(\text{Check}, C_{4}^{\text{check}}, cid^{(t)}, cid^{(p)}, cid^{(o)})$ to $\mathcal{F}_{CPZK-UROM}$, where $C_{4}^{\text{check}}$ is a circuit with inputs $l, r, o \in \mathbb{F}^{n}$ that outputs: $\ell \cdot r \cdot o_{j}$ for each $j \in [n]$. If $\mathcal{V}$ does not receive $(\text{check}, C_{4}^{\text{check}}, cid^{(t)}, cid^{(p)}, cid^{(o)}, \text{true})$ from $\mathcal{F}_{CPZK-UROM}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts. Note that $\mathcal{V}$ already has $cid^{(t)}, cid^{(p)}, cid^{(o)}$ and can construct $C_{4}^{\text{check}}$ since $\mathcal{V}$ knows $n$.

(b) $\mathcal{P}$ sends $(\text{Check}, C_{5}^{\text{check}}, cid^{(o)}, cid^{(p)})$ to $\mathcal{F}_{CPZK-UROM}$, where $C_{5}^{\text{check}}$ is a circuit with inputs $o, p \in \mathbb{F}^{n}$ that outputs: $o_{j} \cdot p_{j}$ for each $j \in [n]$. If $\mathcal{V}$ does not receive $(\text{check}, C_{5}^{\text{check}}, cid^{(o)}, cid^{(p)}, \text{true})$ from $\mathcal{F}_{CPZK-UROM}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts. Note that $\mathcal{V}$ already has $cid^{(o)}, cid^{(p)}$ and can construct $C_{5}^{\text{check}}$ since $\mathcal{V}$ knows $n$.

(c) $\mathcal{P}$ sends $(\text{Check}, C_{6}^{\text{check}}, cid^{(in)}, cid^{(t)}, cid^{(p)}, cid^{(o)}, cid^{(d)})$ to $\mathcal{F}_{CPZK-UROM}$, where $C_{6}^{\text{check}}$ is a circuit with inputs $i, l, r, o, p \in \mathbb{F}^{n}, d \in \mathbb{F}^{2n}$ that outputs: $sum_{L} - sum_{R}$ defined as, let $s = \text{Expand}(1, \underbrace{0, \ldots, 0}_{n}, p_{1}, \ldots, 0, p_{n}, l, \chi)$ (see Section 4.1),

$$
\begin{align*}
sum_{L} &= \sum_{j=1}^{n} (\chi^{2m+2} \cdot in_{j} \cdot d_{2j-1} \cdot s_{2j-1}) + \sum_{j=1}^{n} (\chi^{2m+2} \cdot o_{j} \cdot d_{2j} \cdot s_{2j}) + (1 + \chi) + \sum_{j=1}^{m} (2^{2j} + \sum_{j=1}^{m} (\chi^{2j+1} \cdot st^{(0)}[j])) \\
sum_{R} &= \sum_{j=1}^{n} (\chi^{2j-2} \cdot \ell_{j} + \sum_{j=1}^{n} (\chi^{2j-1} \cdot r_{j} + \sum_{j=1}^{m} (\chi^{2n+j-1} \cdot st^{(final)}[j]))
\end{align*}
$$

If $\mathcal{V}$ does not receive $(\text{check}, C_{6}^{\text{check}}, cid^{(in)}, cid^{(t)}, cid^{(p)}, cid^{(o)}, cid^{(d)}, \text{true})$ from $\mathcal{F}_{CPZK-UROM}$, $\mathcal{V}$ outputs $(\text{prove}, \text{false}, n)$ and aborts. Note that $\mathcal{V}$ already has $cid^{(in)}, cid^{(t)}, cid^{(p)}, cid^{(o)}, cid^{(d)}$ and can construct $C_{6}^{\text{check}}$ since $\mathcal{V}$ knows $n, \chi, st^{(0)}, st^{(final)}$. If $\mathcal{V}$ has not abort yet, $\mathcal{V}$ outputs $(\text{prove}, \text{true}, n)$.

Figure 12: The (Cont.) protocol of a tight ZK CPU in the $\mathcal{F}_{CPZK-UROM}$-hybrid model.
Now, it suffices to show that if the emulated V outputs honest, the ideal V will output cheating with only negligible probability. Note that if the emulated V outputs honest, P* must pass all the checks in Π_{CPZK-UROM}. Therefore, the ideal V will only output cheating when P* wants to construct a wrong vector d but has not been caught by the checks. I.e., there is a subvector x̄ in d, marked by the boundary string p, that is not equal to the vector x(k) (some k ∈ [B]) saved in the UROM index committed by P* in id. Furthermore, P* pasting all checks implies that \((1, γ, γ^2, \ldots, x(k))\), where x̄ ≠ x(k) and γ ∈ S F. This happens negligibly (as Corollary 1). The upper-bound of the soundness error happens when P* let x̄ be the entire d and x(k) be the longest stored vector.

\[ \text{Theorem 2. Protocol } \Pi_{\text{ZKCPU}} (\text{Figures 11 and 12}) \text{ UC-realizes } F_{\text{ZKCPU}} (\text{Figure 6}) \text{ in the } F_{\text{CPZK-UROM}} \text{-hybrid model (Figure 8) with soundness error } \frac{2n+2m+1}{|P|} \text{ and perfect zero-knowledge, in the presence of a static unbounded adversary.} \]

\[ \text{Proof Sketch. We need to show completeness (trivial, omitted); soundness (constructing } S \text{ for } P*; \text{ and Zero-Knowledge (constructing } S \text{ for } V*).} \]

\[ \text{Zero-Knowledge, } S \text{ for } V*: \text{ Similar to our proof sketch for Theorem 1, } S \text{ for malicious } V* \text{ is trivial since all the messages } V* \text{ received in the execution are just some commitment IDs (revealed by } F_{\text{CPZK-UROM}} \text{) and true for several } \text{Check } \text{calls. Thus, the simulation is perfect.} \]

\[ \text{Soundness, } S \text{ for } P*: \text{ For a malicious } P*, \text{ the simulator } S \text{ interacts with } F_{\text{ZKCPU}}, \text{ runs } P* \text{ as a subroutine, and emulates the hybrid } F_{\text{CPZK-UROM}} \text{ for her. In particular, the simulator will emulate a real-world } V \text{ interacting with } P*. \text{ As } V \text{ has no input, } S \text{ can trivially emulate him. Crucially, } S \text{ can trivially extract } P* \text{ inputs (i.e., the witness) to each instruction of } F_{\text{CPZK-UROM}}. \text{ If the emulated } V \text{ outputs false, } S \text{ sets the flag in } F_{\text{ZKCPU}} \text{ to output false to the ideal } V; \text{ otherwise, } S \text{ simply sends the extracted inputs to } F_{\text{ZKCPU}}. \]

Now, it suffices to show that if the emulated V outputs true, the ideal V will output false with only negligible probability. Note that, this will happen only when the extracted witness is invalid but P* is not caught in Π_{ZKCPU}. Since this is not a valid witness, from the definition of our topology matrices, the equality in Section 4.3.3 should not hold. I.e., the left-hand-side vector is not equal to the right-hand-side vector, where both vectors are \((2n + 2m + 2)-length. \text{ However, the emulated V outputting true implies that the inner products between these two vectors and the vector } (1, x, \ldots, x^{2n+2m+1}) \text{ are two equal elements. This only happens negligibly (as Swchartz-Zippel lemma).} \]

5.3 Optimization and Cost Analysis

The optimization of Π_{CPZK-UROM} includes:

1. **Public initialization:** If B vectors used to initialize UROM are public, InitUROM is free. This is because \(u^{(i \in [B])}\) is only used to generate commitments of mac (see Sub-step 8a), which are further used to initialize the underlying (balanced) ROM. Thus, mac is also public (determined after γ is selected by V), so P and V can compute mac locally and use calls to Linear construct the commitment of (constant).

2. **1-ended vectors:** If each vector in the UROM ends with 1 (whose inverse is 1), then vector inv is redundant (see Sub-step 7a) since inv is equal to p.
3. **Rounding optimization**: If each UROM-stored vector has length some multiple of \( \varepsilon_{urom} \), for any \( \varepsilon_{urom} \in \mathbb{Z}^+ \), then we can optimize some operations. E.g., consider \( \varepsilon_{urom} = 2 \), i.e., each \( n \) \((i \in [B])\) is even. This implies that every odd position of \( p \) must be 0, which further implies that the checks in \( C_{1/2/3}^{\text{check}} \) only need to be performed at each even position. Thus, \( \mathcal{P} \) only needs to commit length-\( \frac{n}{2} \) vectors (instead of length-\( n \)) \( p, id, inv, smac, s \) with half-size \( C_{1/2}^{\text{check}} \). In particular, it suffices to define \( s \) as \( \text{Expand}_2(p, \gamma^2) \). More generally, these commitments reduce in size by factor \( \varepsilon_{urom} \).

The protocol \( \Pi_{\text{ZKCPU}} \) can deploy all optimizations above and will make one call to each instruction (i.e., \( \text{InitUROM}, \text{SetProg}, \text{ReadUROM}, \) and \( \text{CheckUROM} \)). In particular, \( \Pi_{\text{ZKCPU}} \), with instructions of size \( n^{(1)}, \ldots, n^{(B)} \) and the total execution size \( n \), instantiates a hybrid UROM with vectors of size \( 2n^{(1)}, \ldots, 2n^{(B)} \), and reads a length \( 2n \) vector from the UROM. Our \( \Pi_{\text{ZKCPU}} \) instantiates the UROM with public vectors ending with 1, and since all vectors are of even length, we can deploy the above rounding optimization. Moreover, a similar rounding optimization can be deployed to \( \Pi_{\text{ZKCPU}} \) – if the size of each instruction is an integer factor of \( \varepsilon \in \mathbb{Z}^+ \), we can save cost by constructing shorter vectors, e.g., \( p \). In other words, cost can be reduced if we pad each instruction circuit to size \( k \varepsilon \), where \( k \in \mathbb{Z}^+ \).

Consider a ZK CPU with instructions of size \( n^{(1)}, \ldots, n^{(B)} \) and the total execution size \( n \), let \( \varepsilon \equiv \gcd(n^{(1)}, \ldots, n^{(B)}) \), we tally the optimized cost of \( \Pi_{\text{ZKCPU}} \) directly in \( F_{\text{CPZK-hybrid}} \) (i.e., plugging \( \Pi_{\text{CPZK-UROM}}, \Pi_{\text{CPZK-ROM}} \)):

- \( \mathcal{P} \) sends \( n \) and \( \mathcal{V} \) sends \( \chi, \gamma \).
- \( \mathcal{P} \) and \( \mathcal{V} \) each compute \( O \left( \sum_{i \in [B]} n^{(i)} \right) \) field operations to obtain \( v^{(i \in [B])} \) and \( \text{mac} \). Note, this relies on the technique “evaluate circuits backward”; see [YHH+23].
- Parties call \text{Commit} \( 6n + \frac{6n}{\varepsilon} + 2B \) times.
- Parties call \text{Linear} \( 2B + 1 \) times to commit constants.
- Parties call \text{Open} once.
- Parties call \text{Check} with each of the following 9 circuits:
  - \( C_{1/2/5}^{\text{check}} \) and \( \text{Expand}_{1/2} \left( \frac{n}{\varepsilon} \right) \) multiplications each).
  - \( C_{3}^{\text{check}} \left( 2n + \frac{2n}{\varepsilon} \right) \text{ multiplications} \).
  - \( C_{4}^{\text{check}} \left( n \text{ multiplications} \right) \).
  - \( C_{6}^{\text{check}} \left( 4n \text{ multiplications} \right) \).
  - The check circuit in \( \Pi_{\text{CPZK-ROM}} \) (see Lemma 3), which has two products of \( \frac{n}{\varepsilon} + B - 1 \) multiplication.

To conclude, assuming \( n = \Omega(B) \) and assuming each instruction is of size \( O(n) \), the protocol requires \( O(n) \) calls to \text{Commit}; \( O(B) \) calls to \text{Linear}; \( O(1) \) call to \text{Open}; \( O(1) \) call to \text{Check}.

When we instantiate \( F_{\text{CPZK}} \) with the VOLE-based \( \Pi_{\text{CPZK}} \) (see Lemma 1), our ZK CPU has the following cost:

- **Computation**: \( O \left( n + \sum_{i \in [B]} n^{(i)} \right) \text{ field operations} \).
• **Communication**: \(6n + \frac{6n}{e} + B + o(n)\) field elements.

• **Soundness**: \(O\left(\frac{m+\max\{n,n^{(1)},\ldots,n^{(B)}\}}{|P|}\right)\).

The above costs leverage VOLE-based ZK’s support for polynomial evaluation (see Lemma 1). Namely, circuits used in Check are polynomials of degree\(^1\) 2 or 3. Note, both computation and communication are proportional to \(n\).

Appendix B includes more fine-grained cost analysis – we analyze the cost of \(\Pi_{\text{CPZK-ROM}}\) in \(\mathcal{F}_{\text{CPZK-ROM}}\)-hybrid (to realize \(\mathcal{F}_{\text{CPZK-UROM}}\)) and \(\Pi_{\text{ZKCPU}}\) in \(\mathcal{F}_{\text{CPZK-UROM}}\)-hybrid (to realize \(\mathcal{F}_{\text{ZKCPU}}\)).

### 6 Support for Advanced Operations

We have shown how to construct instructions that contain arbitrary addition and multiplication gates. Each instruction also supports a checking output, which \(P\) must prove is equal to zero, and in this section, we discuss examples of how this checking output can be leveraged to support more advanced ZK operations. Most importantly, we discuss support for ZK RAM, which enables our CPU to support poly-size memory, rather than just a fixed number of registers. Our formalization must be adjusted slightly to capture such operations; the following discusses how.

#### 6.1 Equality Gates

As our first advanced operation, we show how to implement an *equality* gate, which forces \(P\) to prove that two particular instruction wires are equal; if they are not equal, the proof fails. This gate is generally useful, and it can enable efficient implementation of other operations, such as a division gate, where we can require \(P\) to commit the quotient and then prove that the product of the quotient and the divisor is equal to the dividend.

In standard CPZK, it is well known that a batch of equality gates can be implemented by subtracting each pair of supposedly-equal commitments, then having \(V\) send a uniform challenge vector to \(P\). \(P\) demonstrates that the inner product of this vector and the vector of committed differences is 0. With some care, we can incorporate this trick into our ZK CPU.

Namely, we modify our protocol such that (1) \(P\) first commits to her extended witness, (2) \(V\) sends its uniform challenge vector (this vector is sent in the same round where \(V\) sends \(\chi\)), and (3) \(V\)’s challenge vector is incorporated as a row of the instruction’s topology matrix, where this row is used to constrain the instruction’s checking output. In particular, this row of the matrix forces \(P\) to prove that the random linear combination of equality gate difference wires are each equal to zero. With this change, each instruction can use an arbitrary number of equality gates.

The crucial observation is: the above trick can be viewed as a row in the topology matrix that needs to be specified by \(V\). In particular, this row does not affect \(P\) to commit the extended witness since the extended witness is independent of \(V\)’s uniform vector. We remark that this row must be specified after \(P\) commits the extended witness to maintain soundness. Nevertheless, \(V\) can specify it with the step where he sends \(\chi\) to compress topology matrices to topology vectors. We note that this row can be embedded into the checking output. I.e., the checking output is the uniform linear combination of all wires that must be 0s.

---

\(^1\)The circuit in \(\Pi_{\text{CPZK-ROM}}\) is a \(O(n)\)-degree polynomial, but cost can be reduced since it computes products. See Lemma 3 and [YH23].
6.2 Support for LOAD and STORE Gates

So far, our machine’s persistent state is stored in only \(m\) registers. Of course, it would be desirable to allow instructions to access a large main memory (supporting any \(\text{poly}(\lambda)\) number of memory cells). We show how to implement LOAD and STORE gates that achieve memory access while keeping the number of registers \(m\) constant.

In short, to support ZK RAM, it suffices that \(P\) provide outputs from LOAD and STORE gates as part of her extended witness, then prove that these gate outputs are consistent with the semantics of a read-write array. Our insight is that these consistency checks only require that our machine maintain a constant number (five) of registers.

Setting aside our ZK CPU for a moment, recent work [YH23] shows that ZK RAM can be implemented by (1) maintaining a vector of all values written to RAM (tagged with appropriate timing metadata), (2) maintaining a vector of all values read from RAM (tagged with appropriate timing metadata), (3) requiring that \(P\) prove the above two vectors are permutations of one another, and (4) for each read, proving the accessed timing metadata value is in the past. Step (4) is achieved by a ZK ROM, which similarly can be implemented by proving two vectors are permutations of one another. Thus, the full RAM reduces to two permutation checks. To prove two vectors \(a, b\) are related by a permutation, it is standard for \(V\) to issue a uniform challenge \(\beta\), and then \(P\) shows that \(\prod_{i \in [n]}(a_i - \beta) = \prod_{i \in [n]}(b_i - \beta)\).

Returning to our ZK CPU, we observe that for each permutation proof we can use two registers to accumulate the above two products; once all instructions are complete, \(P\) proves these two registers are equal. [YH23]’s RAM also requires a global clock variable, and we can support this with another register that is initialized to 0 and incremented on each RAM access. Therefore, we can compile each LOAD/STORE gate into a constant number of INPUT/ADD/MULT gates by maintaining five registers that jointly store the clock and partial products of the permutation checks.

One small caveat is that the ZK RAM’s soundness relies on the fact that \(P\) cannot guess \(\beta\). However, in our presented ZK CPU protocol, \(P\) must commit all inputs \(i\) and multiplication tuples \(\ell, r, o\) at the same time. But per the above discussion, some multiplication gates will depend on \(\beta\), so \(P\) does not even know \(\ell, r, o\) until after \(\beta\) is chosen. This problem is straightforwardly fixed by introducing two extra protocol rounds.

Namely, (1) \(P\) commits to its input \(i\), (2) \(V\) sends \(\beta\), and then (3) \(P\) computes and commits to \(\ell, r, o\). This change is sound because the input \(i\) determines the entire instruction’s computation, and \(i\) must be independent of \(\beta\). It is possible to omit the extra two rounds by applying Fiat-Shamir [FS87]. Note that the combination of our tight ZK CPU with ZK RAM interestingly hides from \(V\) the number of RAM accesses.

7 Evaluation

Our implementation. Using VOLE-based ZK, we implemented \(\Pi_{\text{CPZK-ROM}}\) (see Figure 9) and \(\Pi_{\text{ZKCPU}}\) (see Figure 11). In particular, we instantiated \(\mathcal{F}_{\text{CPZK}}\) (see Figure 3) and \(\mathcal{F}_{\text{CPZK-ROM}}\) (see Figure 4) via VOLE-based ZK. VOLE-based \(\mathcal{F}_{\text{CPZK}}\) (QuickSilver [YSWW21]) is implemented as part of the EMP Toolkit [WMK16], and VOLE-based \(\mathcal{F}_{\text{CPZK-ROM}}\) [YH23] is open-sourced\(^2\). We used their implementations in an (almost) black-box manner. Following these implementations, we use the prime field \(\mathbb{F}_{2^{61} - 1}\).

\(^2\)Available at https://github.com/gconeice/improved-zk-ram.
Baseline implementation. We compare our implementation to the prior state-of-the-art non-tight ZK CPU, Batchman [YHH+23]. Their implementation is open-sourced\(^3\). It is also a VOLE-based ZK protocol over \(\mathbb{F}_{2^{61} - 1}\).

Experiment setup. Unless otherwise specified, following our baseline [YHH+23], our experiments were executed over two AWS EC2 m5.2xlarge machines\(^4\) that respectively implemented \(\mathcal{P}\) and \(\mathcal{V}\). Each party ran single-threaded. We configured different network bandwidth settings, varying from a WAN-like 100Mbps connection to a LAN-like 1Gbps connection.

Benchmarks. Our experiments used randomly generated circuits as instructions. Given a number of MULT gates, we generated gates uniformly until we reached the specified number of MULT. Our random circuits use the last input as the first register output. For each \(i\)-th instruction, the checking output is set as the first input minus \(i\). I.e., our benchmark allows \(\mathcal{P}\) to select each instruction. Our \(\mathcal{P}\) chooses each next instruction uniformly at random. We acknowledge that this benchmark is contrived. It is used to evaluate performance only. Our implementation includes sufficient expressivity to handle a non-contrived IS.

We consider the following distributions of sizes of \(\mathcal{B}\) instructions of a ZK CPU:

- **Balanced**: Each of the \(\mathcal{B}\) instructions are of same size. This distribution is more suitable for prior non-tight ZK CPUs. Additionally, the rounding optimization of our tight ZK CPU is effective for this distribution.

- **Unbalanced**: One instruction is much bigger than the others (which are each of the same size).

- **Varied**: All sizes are distributed evenly. E.g., consider an instruction set having sizes \(\{10, 20, 30, \ldots\}\).

Metrics. We report the following metrics:

- **Time**: We measured end-to-end proof execution time.

- **Communication**: We tested the overall communication.

- **Hertz Rate**: We calculated the hertz rate of a ZK CPU defined by \(\frac{\#\text{step}}{\text{time}}\). This is mainly used to compare with prior non-tight ZK CPUs.

- **Multiplication Gates Per Second (MGPS)**: We calculated the MGPS defined by \(\frac{\#\text{multiplication}}{\text{time}}\). This metric is only meaningful for a tight ZK CPU since all executed multiplications are useful. In a non-tight ZK CPU, some multiplications are used as padding.

- **Communication Per Multiplication (CPM)**: We calculated the CPM defined by \(\frac{\text{communication}}{\#\text{multiplication}}\).

---

\(^3\)Available at [https://github.com/gconeice/stacking-vole-zk](https://github.com/gconeice/stacking-vole-zk).

\(^4\)Intel Xeon Platinum 8175 CPU @ 3.10GHz, 8 vCPUs, 32GiB Memory, 10Gbps Network
Figure 13: The multiplication gates per second (MGPS) and communication per multiplication (CPM) of our ZK CPU. Recall that $B$ denotes the number of instructions and $m$ denotes the number of registers.

<table>
<thead>
<tr>
<th>B</th>
<th>m</th>
<th>Distribution</th>
<th>MGPS (#Multi./s)</th>
<th>CPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>5</td>
<td>Balanced</td>
<td>111 K 330 K 442 K</td>
<td>102</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Balanced</td>
<td>109 K 334 K 438 K</td>
<td>102</td>
</tr>
<tr>
<td>50</td>
<td>10</td>
<td>Balanced</td>
<td>107 K 323 K 432 K</td>
<td>102</td>
</tr>
<tr>
<td>20</td>
<td></td>
<td>Balanced</td>
<td>108 K 342 K 459 K</td>
<td>102</td>
</tr>
<tr>
<td>100</td>
<td>20</td>
<td>Unbalanced</td>
<td>110 K 337 K 467 K</td>
<td>102</td>
</tr>
<tr>
<td>Varied</td>
<td></td>
<td></td>
<td>109 K 340 K 460 K</td>
<td>102</td>
</tr>
</tbody>
</table>

Figure 14: Comparison with Batchman [YHH+23]. We loaded each ZK CPU with 50 instructions and tested a 500K step execution. For the non-tight ZK CPU based on Batchman, each instruction has 125 multiplications. For our tight ZK CPU, we tested (1) balanced instructions where each has 125 multiplications and (2) unbalanced instructions where only one has 125 multiplications and others each has 5 multiplications. We report the hertz rate.

<table>
<thead>
<tr>
<th>Protocol</th>
<th>Network Bandwidth</th>
<th>Comm./Step</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>100 Mbps 500 Mbps 1 Gbps</td>
<td></td>
</tr>
<tr>
<td>Batchman [YHH+23]</td>
<td>1.5 KHz 5.4 KHz 8.0 KHz</td>
<td>7.3 KB</td>
</tr>
<tr>
<td>Ours (Balanced)</td>
<td>0.6 KHz 2.7 KHz 3.7 KHz</td>
<td>12.7 KB</td>
</tr>
<tr>
<td></td>
<td><strong>0.56× 0.51× 0.46×</strong></td>
<td></td>
</tr>
<tr>
<td>Ours (Balanced)</td>
<td>1.7 KHz 5.9 KHz 8.5 KHz</td>
<td>6.3 KB</td>
</tr>
<tr>
<td>Rounding Opt.</td>
<td><strong>1.13× 1.11× 1.05×</strong></td>
<td></td>
</tr>
<tr>
<td>Ours (Unbalanced)</td>
<td>10.6 KHz 32.5 KHz 43.8 KHz</td>
<td>1.0 KB</td>
</tr>
<tr>
<td></td>
<td><strong>6.90× 6.07× 5.45×</strong></td>
<td></td>
</tr>
</tbody>
</table>

MGPS and CPM of our ZK CPU. We loaded our ZK CPU with different $B$ and $m$ and considered different distributions of the sizes of $B$ instructions. In particular, we considered (1) each instruction with 100 multiplications for the balanced distribution, (2) one instruction with 100 multiplications and others each with 5 multiplications for the unbalanced distribution, and (3) $i$-th instruction with $10 \cdot i$ multiplications for the varied distribution. We tested our ZK CPU with each configuration by executing it over a large enough number of steps to amortize the cost of generating VOLE correlations. Figure 13 tabulates the results. It shows that our ZK CPU’s speed depends mainly on network bandwidth, which aligns with our asymptotic analysis. In particular, it is (almost) independent of $B, m$, and on how instructions are distributed.

Comparison with Batchman [YHH+23]. We compare our tight ZK CPU with prior state-of-the-art non-tight ZK CPU (i.e., Batchman). More precisely, Batchman implements batched ZK disjunctions, which can be viewed as a special ZK CPU with no registers. The two ZK CPUs were each loaded with 50 instructions. We considered the balanced (with/without
Table 15: Comparison with Batchman [YHH+23] with more biased unbalanced instructions. We loaded each ZK CPU with 50 instructions and tested an execution with 500K steps. For the regular ZK CPU based on Batchman, each instruction has 1000 multiplications. We tested our ZK CPU with an unbalanced instruction set, where one instruction has 1000 multiplications and the others each have 5 multiplications. We report the hertz rate. We note that these experiments were performed with two AWS EC2 m5.8xlarge machines because of Batchman’s larger memory requirement.

<table>
<thead>
<tr>
<th>Protocol</th>
<th>Network Bandwidth</th>
<th>Total Comm.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>100 Mbps</td>
<td>500 Mbps</td>
</tr>
<tr>
<td>Batchman [YHH+23]</td>
<td>0.2 KHz</td>
<td>0.8 KHz</td>
</tr>
<tr>
<td>Ours</td>
<td>4.0 KHz</td>
<td>12.6 KHz</td>
</tr>
<tr>
<td></td>
<td><strong>18.58×</strong></td>
<td><strong>16.33×</strong></td>
</tr>
</tbody>
</table>

Figure 15: Comparison with Batchman [YHH+23] with more biased unbalanced instructions. We loaded each ZK CPU with 50 instructions and tested an execution with 500K steps. For the regular ZK CPU based on Batchman, each instruction has 1000 multiplications. We tested our ZK CPU with an unbalanced instruction set, where one instruction has 1000 multiplications and the others each have 5 multiplications. We report the hertz rate. We note that these experiments were performed with two AWS EC2 m5.8xlarge machines because of Batchman’s larger memory requirement.

Table 16: Comparison with the setting where the execution path is public. We loaded our ZK CPU with 50 instructions and ran it for 50K steps. Each $i$-th instruction had $10 \cdot i$ multiplications.

<table>
<thead>
<tr>
<th>Protocol</th>
<th>Network Bandwidth, Total Size</th>
<th>Total Comm.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>100 Mbps</td>
<td>500 Mbps</td>
</tr>
<tr>
<td>QuickSilver [YSWW21]</td>
<td>21.2 s</td>
<td>6.6 s</td>
</tr>
<tr>
<td>Ours</td>
<td>139.1 s</td>
<td>44.4 s</td>
</tr>
<tr>
<td></td>
<td><strong>6.56×</strong></td>
<td><strong>6.72×</strong></td>
</tr>
</tbody>
</table>

Figure 16: Comparison with the setting where the execution path is public. We loaded our ZK CPU with 50 instructions and ran it for 50K steps. Each $i$-th instruction had $10 \cdot i$ multiplications. Our speedup becomes more significant when considering instructions with larger differences in size; see Figure 15.

Comparison with insecure execution path. We compare our ZK CPU with an “insecure” execution where $\mathcal{P}$ and $\mathcal{V}$ agree on a public execution path. Namely, we constructed a single plaintext circuit encoding an execution path and then ran the QuickSilver protocol (which achieves $\mathcal{F}_{CPZK}$) on that circuit. Of course, a ZK CPU will use more resources than such a circuit, since a ZK CPU provides a stronger privacy guarantee. These experiments illustrate the performance gap between our ZK CPU and the informal “lower bound”. Figure 16 tabulates the results. Our ZK
Figure 17: Fine-grained analysis of $\Pi_{ZKCPU}$. Sub-step 6b can be further decomposed as it includes hybrid calls to $\Pi_{CPZK-UROM}$ (see Figure 18). Our ZK CPU was loaded with 50 instructions and 20 registers. It was executed 500K steps. The distribution over the size of instructions is varied, as factors of 10.

<table>
<thead>
<tr>
<th>Network Bandwidth</th>
<th>Total</th>
<th>$\Pi_{ZKCPU}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Step 2 and Sub-step 7a</td>
<td>Step 3</td>
</tr>
<tr>
<td>1 Gbps</td>
<td>30.1</td>
<td>7.1</td>
</tr>
<tr>
<td>500 Mbps</td>
<td>38.3</td>
<td>10.4</td>
</tr>
<tr>
<td>100 Mbps</td>
<td>123.7</td>
<td>39.1</td>
</tr>
</tbody>
</table>

Figure 18: Fine-grained analysis of $\Pi_{CPZK-UROM}$. Our ZK CPU was loaded with 50 instructions and 20 registers. It was executed 500K steps. The distribution over the size of instructions is varied, as factors of 10.

<table>
<thead>
<tr>
<th>Network Bandwidth</th>
<th>Total</th>
<th>$\Pi_{CPZK-UROM}$ (Sub-step 6b of $\Pi_{ZKCPU}$)</th>
<th>Steps 5 and 6</th>
<th>Step 7</th>
<th>Sub-steps 8a and 8(b)ii</th>
<th>Sub-step 8(b)ii</th>
<th>Sub-step 8(b)iii</th>
<th>Sub-step 8c</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Gbps</td>
<td>15.0</td>
<td>3.9</td>
<td>0.3</td>
<td>2e-4</td>
<td>6.1</td>
<td>2.0</td>
<td>2.5</td>
<td></td>
</tr>
<tr>
<td>500 Mbps</td>
<td>17.7</td>
<td>5.5</td>
<td>0.3</td>
<td>2e-4</td>
<td>6.8</td>
<td>2.0</td>
<td>3.1</td>
<td></td>
</tr>
<tr>
<td>100 Mbps</td>
<td>53.1</td>
<td>19.7</td>
<td>0.3</td>
<td>2e-4</td>
<td>20.3</td>
<td>2.4</td>
<td>10.3</td>
<td></td>
</tr>
</tbody>
</table>

CPU has a $\approx 6\times$ overhead in communication (as a constant). Further optimizing this constant is an interesting direction.

**Rounding optimization.** Recall that our ZK CPU supports an optimization such that if the size of each instruction is a multiple of $\varepsilon$, several contributing costs are reduced by factor $\varepsilon$. To evaluate the effectiveness of this optimization, we loaded our ZK CPU with 50 balanced instructions. By varying the size of each instruction and letting the ZK CPU execute 6.4M multiplications, we deployed the rounding optimization with different $\varepsilon$. Our experiments show that, when $\varepsilon \geq 16$, the rounding optimization can speed up our ZK CPU by $\approx 2\times$, independent of the network bandwidth. The improvement comes from savings in communication and matches our asymptotic analysis.

**Microbenchmarks.** We tested fine-grained execution time for our ZK CPU. We decomposed the entire execution time according to the main steps in $\Pi_{ZKCPU}$, which can be further decomposed to the main steps in $\Pi_{CPZK-UROM}$. Figures 17 and 18 tabulate the results.

**Acknowledgments**

This work is supported in part by Visa research award, Cisco research award, and NSF awards CNS-2246353, CNS-2246354, and CCF-2217070. This material is also based upon work supported in part by DARPA under Contract No. HR001120C0087. Any opinions, findings and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of DARPA. Distribution Statement “A” (Approved for Public Release, Distribution Unlimited).
References


37

SUPPLEMENTARY MATERIAL

A Deferred Complete Proofs

A.1 Complete Proof of Theorem 1

Theorem 1. Let the UROM be initialized by $B$ non-zero-end vectors where the $i$-th vector is of length-$n^{(i)}$. Let the read-out vector be of length-$n$. Then, protocol $\Pi_{\text{CPZK-ROM}}$ (Figures 9 and 10) UC-realizes $F_{\text{CPZK-ROM}}$ (Figure 8) in the $F_{\text{CPZK-ROM}}$-hybrid model (Figure 4) with soundness error $\max\{n,n^{(1)},\ldots,n^{(B)}\}-1$ and perfect zero-knowledge, in the presence of a static unbounded adversary.

Proof. By constructing the simulator $S$ for malicious $V^*$ and malicious $P^*$. Note that the Zero-Knowledge part of $\Pi_{\text{CPZK-ROM}}$ is handled by the hybrid $F_{\text{CPZK-ROM}}$ directly. In particular, the instructions of the Zero-Knowledge part in $F_{\text{CPZK-ROM}}$ is the same as $F_{\text{CPZK-ROM}}$. Thus, the simulation for the instructions of the Zero-Knowledge part is straightforward. Here, we only focus on constructing the simulator for the unbalanced non-zero-end read-only memory part.

Malicious $V^*$: Since $P$ has no output, we only need to sample the transcripts seen by malicious $V^*$. In particular, the simulator $S$ interacts with $F_{\text{CPZK-ROM}}$, runs $V^*$ as a subroutine, and emulates $F_{\text{CPZK-ROM}}$ for him as follows:

- For the instruction $\text{InitUROM}$: Since $P$ is honest, the messages received by the real-world $V^*$ are only some $cids$ and true for the check of $C^\text{check}_0$. Note that these $cids$ are either (1) revealed by $F_{\text{CPZK-ROM}}$ to $S$; or (2) sampled by $P$, which obviously can be sampled by $S$. Furthermore, $C^\text{check}_0$ is determined by $B$ only. Hence, $S$ can trivially generate the identical messages for ideal $V^*$ as interacting with a real-world $P$.

- For the instruction $\text{SetProg}$: Since $P$ is honest, in the real world, the messages received by $V^*$ are only some $cids$ from $P$ as well as an open to 1 and a check to true from $F_{\text{CPZK-ROM}}$. Note that these $cids$ are revealed by $F_{\text{CPZK-ROM}}$ to $S$ and $C^\text{check}_1$ is determined by $n$ only, $S$ can trivially generate the identical messages for $V^*$ as interacting with a real-world $P$.

- For the instruction $\text{ReadUROM}$: The messages received by $V^*$ are only some $cids$ as $P$ is honest. Note that these $cids$ are revealed by $F_{\text{CPZK-ROM}}$ to $S$, $S$ can trivially generate the identical messages for $V^*$ as interacting with a real-world $P$.

- For the instruction $\text{CheckUROM}$: Since $P$ is honest, in the real-world, $V^*$ will only receive true for each check in $\Pi_{\text{CPZK-ROM}}$ coming from the hybrid $F_{\text{CPZK-ROM}}$ regardless of $V^*$’s challenge $\gamma$. Thus, the only messages $S$ needs to simulate for $V^*$ are fresh $cids$, which obviously can be sampled by $S$. Note that the circuits $C^\text{check}_2,C^\text{check}_3$ are decided by $S$-known $\gamma,n$.

Overall, the distributions between ideal/real are identical.

Malicious $P^*$: The simulator $S$ interacts with $F_{\text{CPZK-ROM}}$, runs $P^*$ as a subroutine and emulates the hybrid $F_{\text{CPZK-ROM}}$ for her. In particular, the simulator will emulate a real-world honest $V$ interacting with $P^*$. Note that $V$ has no input, so $S$ can trivially emulate him. Furthermore, this implies that the crucial part is to simulate ideal $V$’s output. In detail, $S$ proceeds as follows:

- For the instruction $\text{InitUROM}$: If the emulated $V$ outputs $(\text{initurom},u^{(1)},\ldots,u^{(B)})$, it implies that $P^*$ uses these committed $cids$ to initialize the ZK UROM. Furthermore, each vector...
committed by \( u^{(i \in [B])} \) must be non-zero-end since \( C_{0}^{\text{check}} \) must output 0.\(^5\) \( S \) can simply send \((\text{InitUROM}, u^{(1)}, \ldots, u^{(B)})\) to \( F_{\text{CPZK-UROM}} \) on behalf of \( P \). Note that \( F_{\text{CPZK-UROM}} \) will always output the message \((\text{Initurom}, u^{(1)}, \ldots, u^{(B)})\) to the ideal \( V \), which is identical to the real-world \( V \). \( S \) can trivially send abort to \( F_{\text{CPZK-UROM}} \) if the emulated \( V \) halts.

- For the instruction **SetProg**:
  - If the emulated \( V \) halts, that means \( P^* \) uses a committed vector that is not a boundary string, then \( S \) can trivially send abort to \( F_{\text{CPZK-UROM}} \).
  - If the emulated \( V \) does not halt, he must output \((\text{setprog}, \text{cid}^{(p)}, \text{cid}^{(id)})\). Let \( n \triangleq |\text{cid}^{(p)}| = |\text{cid}^{(id)}| \). Note that this means that \( \text{cid}^{(p)} \) must commit a valid boundary string, i.e., \( p \in \{0, 1\}^{n-1}\|1 \) since \( C_1^{\text{check}} \) must output 0. Hence, \( S \) can simply send \((\text{SetProg}, \text{cid}^{(p)}, \text{cid}^{(id)})\) to \( F_{\text{CPZK-UROM}} \) on behalf of \( P \) then the ideal-world \( V \) will always output \((\text{setprog}, \text{cid}^{(p)}, \text{cid}^{(id)})\), which is identical to the real-world \( V \).

- For the instruction **ReadUROM**: If the emulated \( V \) outputs \((\text{readurom}, \text{cid}^{(d)})\), it implies that \( P^* \) uses the fresh \( \text{cids} \) in \( \text{cid}^{(d)} \). Since \( S \) emulates \( F_{\text{CPZK-ROM}} \) for \( P^* \) and \( P^* \) sends \( d \) to \( F_{\text{CPZK-ROM}} \), \( S \) can trivially extract \( d \). \( S \) can then send \((\text{ReadUROM}, \text{cid}^{(d)}, d)\) to \( F_{\text{CPZK-UROM}} \) on behalf of \( P \). Note that \( F_{\text{CPZK-UROM}} \) will always output the message \((\text{readurom}, \text{cid}^{(id)})\) to the ideal \( V \), which is identical to the real-world \( V \). Note that \( f_{\text{urom}} \) inside \( F_{\text{CPZK-UROM}} \) will be set to cheating according to \( d, p, id \) and logic inside \( F_{\text{CPZK-UROM}} \).

- For the instruction **CheckUROM**: \( S \) sends \((\text{CheckUROM})\) to \( F_{\text{CPZK-UROM}} \) on behalf of \( P \). The emulated \( V \) can have the following potential outputs:
  - The emulated \( V \) outputs \((\text{checkurom}, \text{cheating})\): \( S \) sends Cheat to \( F_{\text{CPZK-UROM}} \), which will set \( f_{\text{urom}} \) inside \( F_{\text{CPZK-UROM}} \) to cheating. Thus, \( F_{\text{CPZK-UROM}} \) will always output \((\text{checkurom}, \text{cheating})\) to the ideal \( V \), which is identical to the real-world \( V \).
  - The emulated \( V \) outputs \((\text{checkurom}, \text{honest})\): \( S \) does not send Cheat to \( F_{\text{CPZK-UROM}} \). \( F_{\text{CPZK-UROM}} \) will then output \((\text{checkurom}, f_{\text{urom}})\) to the ideal \( V \).
    * If \( f_{\text{urom}} = \text{honest} \), the ideal \( V \) output message is identical to the real-world \( V \).
    * If \( f_{\text{urom}} = \text{cheating} \), the ideal \( V \) output message is different from the real-world \( V \).

This is the only case where the ideal/real distribution differs!

We now focus on analyzing the distributions between ideal/real. Indeed, the difference happens only when ideal-world \( V \) outputting \((\text{checkurom}, \text{cheating})\) while the real-world \( V \) outputting \((\text{checkurom}, \text{honest})\). We argue that this event only happens with negligible probability (i.e., the soundness error). Note that this event happens when \( S \) submits a malicious input to \( F_{\text{CPZK-UROM}} \) that sets \( f_{\text{urom}} \) to cheating. We perform case analysis over the reason why \( f_{\text{urom}} \) has been set to cheating (see Steps 2 and 4 in **ReadUROM** of \( F_{\text{CPZK-UROM}} \)):

- **Case 1**: \( id \) is not \( [B]^n \) (see Step 2 in **ReadUROM** of \( F_{\text{CPZK-UROM}} \)). This will not happen because \( id \) is used as indexes to access a hybrid single-element ZK ROM (i.e., \( F_{\text{CPZK-ROM}} \)) of size \( B \) (see Sub-step 8(b)i in **CheckUROM** of \( \Pi_{\text{CPZK-UROM}} \)). Hence, if there exists an index that is not in \([B]\), the hybrid ZK ROM will catch it. I.e., \( F_{\text{CPZK-ROM}} \) will output \((\text{checkrom}, \text{cheating})\) to

\(^5\) Of course, certain soundness must be added when instantiating the ZK part in \( F_{\text{CPZK-ROM}} \). Here, we work in the \( F_{\text{CPZK-ROM}} \)-hybrid model.
the real-world $\mathcal{V}$. Therefore, the real-world $\mathcal{V}$ must output (checkurom, cheating) (see Sub-step 8(b)iii in CheckUROM of CPZK-ROM).

- **Case 2:** there exists $x \in \text{Partition}(p, d)$ such that last$(x)$ is 0 (see Step 4 in ReadUROM of CPZK-ROM). This will not happen because the check of $C_2$ in CPZK-ROM must output false (see Step 7 in CheckUROM of CPZK-ROM). Specifically, let $\alpha$ be the index of last$(x)$ in $d$, to let check of $C_2$ output true, $\mathcal{P}^*$ has to find some $inv \in \mathbb{F}$ such that $inv \cdot d_\alpha = p_\alpha$. This is impossible since $d_\alpha = 0$ and $p_\alpha = 1$.

- **Case 3:** there exists $x \in \text{Partition}(p, d)$, $y \in \text{Partition}(p, id)$ pair\(^6\) such that $x$ is not equal to the vector committed by $u^{(\text{last}(y))}$ (see Step 4 in ReadUROM of CPZK-ROM). Let the $k$th pair be the first place where this happens and assume $|x^{(k)}| = |y^{(k)}| = m$. Note that this means that any pair $x^{(j)}, y^{(j)}$ where $j \in [k-1]$, $x^{(j)}$ is equal to the vector committed by $u^{(\text{last}(y^{(j)}))}$. Let $q \triangleq \sum_{j \in [k-1]} |x^{(j)}|$. This implies

$$
\sum_{j=1}^{q} d_j \cdot s_j = \sum_{j=1}^{q} p_j \cdot \text{smac}_j \tag{6}
$$

where $s = \text{Expand}_2(p, \gamma)$ and $\text{smac}_j = \text{mac}^{(id_j)}$ (see Sub-step 8a in ReadUROM of CPZK-ROM for definition of $\text{mac}$). Note, if $\text{smac}_j \neq \text{mac}^{(id_j)}$, the real-world $\mathcal{V}$ must output (checkurom, cheating) since he must receive (checkrom, cheating) from CPZK-ROM-hybrid (see Sub-steps 8(b)ii and 8(b)iii in ReadUROM of CPZK-ROM). Now, consider the probability that the real-world $\mathcal{V}$ outputs (checkurom, honest), it implies that $\mathcal{V}$ must receive true for the check of $C_3^{\text{check}}$. This further implies that

$$
\sum_{j=1}^{q+m} d_j \cdot s_j = \sum_{j=1}^{q+m} p_j \cdot \text{smac}_j \tag{7}
$$

Subtracting Equation (7) by Equation (6) we have

$$
\sum_{j=q+1}^{q+m} d_j \cdot s_j = \sum_{j=q+1}^{q+m} p_j \cdot \text{smac}_j
$$

$$\Leftrightarrow \langle (1, \ldots, \gamma^{m-1}), x^{(k)} \rangle = \text{mac}^{\text{last}(y^{(k)})}
$$

$$\Leftrightarrow \langle (1, \ldots, \gamma^{m-1}), x^{(k)} \rangle = \langle (1, \ldots, \gamma^{n(\text{last}(y^{(k)}))-1}), v \rangle
$$

where $v$ is the vector committed by $u^{(\text{last}(y^{(k)}))}$. Since $v \neq x^{(k)}$ and are both non-zero-end, the equality holds with probability up to $\frac{n\cdot n^{(\text{last}(y^{(k)}))-1}}{|\mathbb{F}|}$ based on Corollary 1 conditioned over $\gamma \in \mathbb{F}$.

To sum up, the overall soundness error is up to $\frac{\max\{n, n^{(1)}, \ldots, n^{(B)}\}-1}{|\mathbb{F}|}$. This finishes our proof. \(\square\)

\(^6\)There are $n$ pairs in total.
A.2 Complete Proof of Theorem 2

**Theorem 2.** Protocol $\Pi_{ZKCPU}$ (Figures 11 and 12) UC-realizes $\mathcal{F}_{ZKCPU}$ (Figure 6) in the $\mathcal{F}_{CPZK-UROM}$ hybrid model (Figure 8) with soundness error $\frac{2n+2m+1}{|\mathbb{F}|}$ and perfect zero-knowledge, in the presence of a static unbounded adversary.

*Proof.* By constructing the simulator $\mathcal{S}$ for malicious $\mathcal{V}^*$ and malicious $\mathcal{P}^*$. Note that the (ZK) simulator for malicious $\mathcal{V}^*$ is trivial as $\mathcal{V}^*$ has no input. In particular, the only messages $\mathcal{V}^*$ received that are not revealed by $\mathcal{F}_{ZKCPU}$ are just some $\textit{cids}$, which can be trivially sampled by $\mathcal{S}$. Indeed, a malicious $\mathcal{V}^*$ can select arbitrary $\chi \in \mathbb{F}$ as the random challenge. However, $\chi$ is independent of $\mathcal{V}^*$’s transcripts since they always include $\text{true}$ for each $\text{check}$ since $\mathcal{P}$ is honest. Note that $\mathcal{S}$ has enough information to build $\mathcal{C}_1^{\text{check}}, \mathcal{C}_5^{\text{check}}, \mathcal{C}_6^{\text{check}}$ including $n,m,\chi, \mathbf{st}^{(0)}, \mathbf{st}^{(\text{final})}$. Henceforth, we only focus on constructing $\mathcal{S}$ for $\mathcal{P}^*$.

**Malicious $\mathcal{P}^*$:** The simulator $\mathcal{S}$ interacts with $\mathcal{F}_{ZKCPU}$, run $\mathcal{P}^*$ as a subroutine and emulates the hybrid $\mathcal{F}_{CPZK-UROM}$ for her. In particular, the simulator will emulate a real-world honest $\mathcal{V}$ interacting with $\mathcal{P}^*$. Note that $\mathcal{V}$ has no input, so $\mathcal{S}$ can trivially emulate him. Furthermore, this implies that the crucial part is to simulate ideal $\mathcal{V}$’s output. In detail, $\mathcal{S}$ proceeds as follows: if the emulated $\mathcal{V}$ outputs ($\text{prove, false, n}$), the simulator can trivially configure $\mathcal{F}_{ZKCPU}$ to output ($\text{prove, false, n}$) to the ideal $\mathcal{V}$ (see Step 4 in Figure 6); if the emulated $\mathcal{V}$ outputs ($\text{prove, true, n}$), this means the $\mathcal{P}^*$ past all checks in $\Pi_{ZKCPU}$. Now, since $\mathcal{P}^*$ has submitted all commitments via $\mathcal{F}_{CPZK-UROM}$ (emulated by $\mathcal{S}$), the $\mathcal{S}$ can trivially extract $\mathbf{in}$ (in Step 2) and $\mathbf{p, id}$ (in Step 3). Note that the emulated $\mathcal{V}$ outputting $\text{true}$ implies the following:

1. $\mathbf{p}$ must be a length-$n$ boundary string. If not, the $\text{SetProg}$ instruction in $\mathcal{F}_{CPZK-UROM}$ hybrid must catch it (see Sub-step 6a), and $\mathcal{V}$ should output $\text{false}$.

2. $\mathbf{id}$ must be $[B]^n$. If not, the $\text{ReadUROM}$ instruction in $\mathcal{F}_{CPZK-UROM}$ hybrid must catch it (see Sub-step 6b), and $\mathcal{V}$ should output $\text{false}$.

3. $\mathbf{d}$ must be $\mathbf{v}^{(i_1)} \cdots \mathbf{v}^{(i_r)}$ where $\mathbf{v}^{(j\in[B])}$ is the topology vector of the $j$th instruction (see Step 5) and ($i_1, \ldots, i_r$) $\triangleq \text{Filter}(\mathbf{p}, \mathbf{id})$. If not, the $\text{ReadUROM}$ instruction in $\mathcal{F}_{CPZK-UROM}$ hybrid must catch it (see Sub-step 6b), and $\mathcal{V}$ should output $\text{false}$.

Our $\mathcal{S}$ will send $(\text{Prove, } \tau \triangleq \text{HW}(\mathbf{p}), i_1, \ldots, i_r, \mathbf{in})$ to $\mathcal{F}_{ZKCPU}$ (more specifically, $\mathbf{in}$ will be broken into $\tau$ peaces trivially). Now, it suffices to argue that $\mathcal{F}_{ZKCPU}$ will send $\text{false}$ to the ideal $\mathcal{V}$ with negligible probability (i.e., the soundness). To see this, note the following additional facts (recall, conditioned over the emulated $\mathcal{V}$ outputting $\text{true}$):

4. $\mathbf{l} \odot \tau$ must be equal to $\mathbf{o}$. If not, the $\text{Check}$ instruction in $\mathcal{F}_{CPZK-UROM}$ hybrid of $\mathcal{C}_4^{\text{check}}$ must catch it (see Sub-step 7a), and $\mathcal{V}$ should output $\text{false}$.

5. $\text{Filter}(\mathbf{p}, \mathbf{o})$ must be a length-$\tau$ 0-vector. If not, the $\text{Check}$ instruction in $\mathcal{F}_{CPZK-UROM}$ hybrid of $\mathcal{C}_5^{\text{check}}$ must catch it (see Sub-step 7b), and $\mathcal{V}$ should output $\text{false}$.

6. The following two values must be equal:

$$s \times M \times \left(1, \mathbf{st}^{(0)}, \mathbf{in_1}, \ldots, \mathbf{in_n}, \mathbf{o_n}\right)^T =$$

$$s \times \left(\ell_1, r_1, \ldots, \ell_n, r_n, 1, 1, 1, \mathbf{st}_1^{(\text{final})}, \ldots, 1, \mathbf{st}_m^{(\text{final})}\right)^T$$
where \( s \triangleq (1, \chi, \ldots, \chi^{2n+2m+1}) \). If not, the Check instruction in \( F_{\text{CPZK-ROM}} \) hybrid of \( C_{\text{check}}^6 \) must catch it (see Sub-step 7c), and \( V \) should output false.

If the ideal-world \( V \) outputs false, it means that extracted witness by \( S \) does not transfer \( st^{(0)} \) to \( st^{(\text{final})} \). Conditioned over the above facts 1-5, it implies the following inequality:

\[
M \times \left( 1, st^{(0)}, in_1, o_1, \ldots, in_n, o_n \right)^T \\
\left( \ell_1, r_1, \ldots, \ell_n, r_n, 1, 1, st^{(\text{final})}_1, \ldots, 1, st^{(\text{final})}_m \right)^T
\]

Since two unequal vectors are of length \( (2n+2m+2) \), the probability that the fact 6 happens will be bounded by \( \frac{2n+2m+1}{|F|} \), conditioned over \( \chi \in \mathbb{F} \), based on the Schwartz–Zippel lemma. This finishes our proof.

\[\Box\]

## B Fine-grained Cost Analysis

### B.1 Cost Analysis for \( \Pi_{\text{CPZK-ROM}} \) in \( F_{\text{CPZK-ROM}} \)-hybrid

The cost of \( \Pi_{\text{CPZK-ROM}} \) in \( F_{\text{CPZK-ROM}} \)-hybrid includes:

- **InitUROM** requires (1) \( B \) Commit hybrid calls; (2) 1 Check hybrid call with the circuit \( C_{\text{check}}^0 \); and (3) \( \sum_{i \in [B]} n^{(i)} \) cids from \( P \) to \( V \). Besides, \( P \) needs to compute \( B \) multiplicative inverses in \( \mathbb{F} \).

- **SetProg** requires (1) 1 Open hybrid call; (2) 1 Check hybrid call with the circuit \( C_{\text{check}}^1 \); and (3) \( n \) cids from \( P \) to \( V \).

- **ReadUROM** requires \( n \) Commit hybrid calls.

- **CheckUROM** requires (0) \( V \) to send \( \gamma \) to \( P \); (1) \( n \) Commit hybrid calls; (2) 1 Check hybrid call with the circuit \( C_{\text{check}}^2 \); (3) \( B \) Linear hybrid calls where the \( i \)-th call is of length \( n^{(i)} + 1 \); (4) 1 InitROM hybrid call to initialize a size-\( B \) balanced ROM; (5) 1 ReadROM hybrid call to read \( n \) elements from the hybrid balanced ROM; (6) 1 CheckROM hybrid call; and (7) 1 Check hybrid call with the circuit \( C_{\text{check}}^3 \).

- Note that the check of circuit \( C_{\text{check}}^3 \) requires \( P \) and \( V \) to generate the commitments of \( s \triangleq \text{Expand}_2(p, \gamma) \). This can be achieved by (1) \( n \) Commit hybrid calls to commit \( s \); and (2) 1 Check hybrid call with the circuit to define \( \text{Expand}_2 \), which has \( n−1 \) multiplications.

Hence, we tally the overall optimized cost of \( \Pi_{\text{CPZK-ROM}} \) (in \( F_{\text{CPZK-ROM}} \)-hybrid), where 4 instructions are all executed. Let \( \varepsilon_{\text{urom}} \triangleq \gcd(n^{(1)}, \ldots, n^{(B)}) \), the cost includes:

- \( V \) sends \( \gamma \) to \( P \).

- \( n + \frac{n}{\varepsilon_{\text{urom}}} \) Commit hybrid calls.

- \( \mathcal{O}\left( \sum_{i \in [B]} n^{(i)} \right) \) field operations to compute \( \text{mac} \).

- \( B \) Linear hybrid calls to commit constants.
• 1 Open hybrid call.
• 1 InitROM hybrid call to initialize a size-$B$ hybrid (balanced) ROM.
• 1 ReadROM hybrid call to read $\frac{n}{\varepsilon_{urom}}$ elements from the hybrid (balanced) ROM.
• 1 CheckROM hybrid call.
• 3 Check hybrid calls with circuits $C_{\text{check}}^{1/2}$ and Expansions. Each circuit has $\frac{n}{\varepsilon_{urom}}$ multiplications.
• 1 Check hybrid call with $C_5^{\text{check}}$ (of $n + \frac{2n}{\varepsilon_{urom}}$ multi.).
• $\frac{n}{\varepsilon_{urom}}$ ids from $P$ to $V$.

B.2 Cost Analysis for $\Pi_{\text{ZKCPU}}$ in $\mathcal{F}_{\text{CPZK-UROM-hybrid}}$

The cost of $\Pi_{\text{ZKCPU}}$ in $\mathcal{F}_{\text{CPZK-UROM-hybrid}}$ includes:

• Step 1 requires $P$ to send $n$ to $V$.
• Step 2 requires $4n$ Commit hybrid calls.
• Step 3 requires $2n$ Commit hybrid calls.
• Step 4 requires $V$ to send $\chi$ to $P$.
• Step 5 requires 1 free InitUROM (and free Linear) hybrid call since vectors $v^{(i \in [B])}$ are public. To compute each $v^{(i \in [B])}$, $P$ and $V$ need to cost $O\left(\sum_{i \in [B]} n^{(i)}\right)$ field operations. In particular, they can “evaluate the circuit backward” (see [YHH+23] for detail). Note that the length of $v^{(i \in [B])}$ would be $2n^{(i)}$.
• Step 6 requires (1) 1 SetProg hybrid call to set up the length-2$n$ vector to read from the UROM$^7$; (2) 1 ReadUROM hybrid call to read the length-2$n$ vector $d$ from UROM; and (3) 1 CheckUROM hybrid call.
• Step 7 requires (1) 1 Check hybrid call with circuit $C_5^{\text{check}}$ of $n$ multiplications; (2) 1 Check hybrid call with circuit $C_5^{\text{check}}$ of $n$ multiplications; and (3) 1 Check hybrid call with circuit $C_6^{\text{check}}$ of $4n$ multiplications. Note that to construct the commitments of $s$ (see Sub-step 7c), $P$ needs to make (1) $2n$ Commit hybrid calls to commit $s$; and (2) 1 Check hybrid call with the circuit to define Expand$_1$, which has $2n$ multiplications.

$^7$Note that the commitment indexes of $\text{id}$ no longer needs to be transferred from $P$ to $V$. I.e., $P$ and $V$ already agree them in Step 3.