Rudraksh: A compact and lightweight post-quantum key-encapsulation mechanism

Suparna Kundu\textsuperscript{1}, Archisman Ghosh\textsuperscript{2}, Angshuman Karmakar\textsuperscript{3}, Shreyas Sen\textsuperscript{2} and Ingrid Verbauwhede\textsuperscript{1}

\textsuperscript{1} COSIC, KU Leuven, Belgium
\textsuperscript{2} Purdue University, USA
\textsuperscript{3} Indian Institute of Technology Kanpur, India

suparna.kundu@esat.kuleuven.be, ghosh69@purdue.edu, angshuman@cse.iitk.ac.in, shreyas.sen@gmail.com, ingrid.verbauwhede@esat.kuleuven.be

Abstract. Resource-constrained devices such as wireless sensors and Internet of Things (IoT) devices have become ubiquitous in our digital ecosystem. These devices generate and handle a major part of our digital data. In the face of the impending threat of quantum computers on our public-key infrastructure, it is impossible to imagine the security and privacy of our digital world without integrating post-quantum cryptography (PQC) into these devices. Usually, due to the resource constraints of these devices, the cryptographic schemes in these devices have to operate with very small memory and consume very little power. Therefore, we must provide a lightweight implementation of existing PQC schemes by possibly trading off the efficiency. The other option that can potentially provide the most optimal result is by designing PQC schemes suitable for lightweight and low-power-consuming implementation. Unfortunately, the latter method has been largely ignored in PQC research.

In this work, we first provide a lightweight CCA-secure PQ key-encapsulation mechanism (KEM) design based on hard lattice problems. We have done a scrupulous and extensive analysis and evaluation of different design elements, such as polynomial size, field modulus structure, reduction algorithm, secret and error distribution, etc., of a lattice-based KEM. We have optimized each of them to obtain a lightweight design. Our design provides a 100 bit of PQ security and shows $\sim 3x$ improvement in terms of area with respect to the state-of-the-art Kyber KEM, a PQ standard.

Keywords: Post-quantum cryptography, Key-encapsulation mechanism, Lightweight cryptography, Lattice-based cryptography, Hardware implementation, FPGA.

1 Introduction

Lightweight cryptography (LWC) is a niche research area in cryptography that studies methods to incorporate secure cryptographic protocols into devices with minimal resources due to their operational requirements. An example is the Internet of Things (IoT) devices. These devices are ubiquitous in our current hyper-connected world and have vast applications in smart cities, autonomous driving, supply chain management, telemedicine, smart homes, etc. It is projected that there will be close to 55.7 billion connected (IoT) devices generating around 80 Zettabytes of data, which is around 50\% of all data generated by the end of 2025 [Int, Tao]. Apart from IoT devices, there are other resource constraint devices such as wearable electronics, sensors, and actuators used in industrial automation, environmental monitoring, and microcontrollers in embedded devices. These devices often possess and communicate private and critical information that should be protected from misuse by malicious entities. However, due to the minimal resources of these devices, it is not trivial
to integrate cryptographic or secure communication protocols in these devices. Hence, all these devices and their applications are direct beneficiaries of LWC schemes.

There are two major avenues in the research and development of LWC. First, to implement existing cryptographic protocols which are not specifically designed as LWC in a lightweight manner such as the lightweight implementations of symmetric-key ciphers such as AES (Advanced Encryption Standard) [Can05, BMR+13], Keccak [KY10, KYS+11], or public-key cryptographic (PKC) algorithms such as Elliptic curve cryptography (ECC) [HWF09, BGK+06]. Second, designing cryptographic schemes that are suitable for lightweight implementation such as symmetric-key cipher ASCON [DEMS12], which is the winner of the National Institute of Standards and Technology (NIST) lightweight cryptography competition [NIS23a] and also selected as the ‘primary choice’ for lightweight authenticated encryption in the final portfolio of the CAESAR [caer19] competition. Quark [AHMN13] is a lightweight hash function designed particularly for low-power devices such as Radio Frequency Identification (RFID) devices. Similarly, for PKC, Brainpool curve Brainpool224r1 [SS04] or Koblitz curves [Kob87] like curve25519 [Ber06] were proposed for lightweight implementation of ECC.

Recently, NIST also standardized post-quantum cryptography (PQC) [AAC+22] key-encapsulation mechanism (KEM) Crystals-Kyber [ABD+21] and digital signature schemes SPHINCS+ [ABB+18], Crystals-Dilithium [DLK+18], and Falcon [FKH+18] as a contingency plan in anticipation of the arrival of large-scale quantum computers and their detrimental effect on our existing PKC schemes. Naturally, we will also have to equip resource-constrained IoT and embedded devices with quantum-secure cryptographic schemes to secure them for the foreseeable future. There exist some LW implementations of the standardized schemes such as compact implementation Kyber [XL21] or Dilithium [ZZW+21, LSG22], but to the best of our knowledge, there does not exist any LW design of PQC.

Apart from LW design, there is another subtle issue in the context of IoT devices. Consider a typical IoT ecosystem, as shown in Fig. 1. Here, the IoT peripheral devices connect to the public internet through an IoT gateway server. The IoT Gateway architecture has several layers, such as a security layer, device layer, data management layer, etc. As part of connecting IoT peripheral devices, the IoT gateway servers perform data filtering and processing, protocol translation, authorization and authentication, etc. Whenever a user or device wants to connect to a peripheral device or vice-versa, the gateway servers have to run proper authentication and authorization protocols to make this happen. The gateway servers are usually powerful servers serving numerous IoT peripheral devices simultaneously. So, for them, high throughput is a more important operational metric than resource consumption. Meanwhile, the reverse is more important for IoT peripheral devices, which connect sporadically to the IoT gateway servers. Therefore, a flexible cryptographic scheme that can be instantiated either in a high latency and low resource consumption mode or in a low latency and high resource consumption mode is highly suitable in this scenario.

Figure 1: An illustrative example of a typical IoT gateway architecture.

From a very broad perspective, this work aims to close these gaps in research. For the rest...
of this work, we will use the term lattice-based cryptography (LBC) to denote the cryptographic schemes based on the learning with errors (LWE) [Reg09] problem or its variants such as ring-learning with errors [LPR10], learning with rounding [BPR12], etc. We also want to delineate the term lightweight implementation here. For software implementation on resource constraint devices like Cortex-M0/M4 we use the term lightweight implementation for implementations with low memory footprint such as [BKS19, KMRV18, GKS20]. Lightweight design also implies low area and low-power or energy solutions for hardware devices such as field-programmable gate arrays (FPGA) or application-specific integrated circuits (ASIC); however, low-power or energy implementation cannot be demonstrated without custom ASIC design as FPGA defaults to high power-consuming interfaces. We expect that the ASIC version of our design will also reflect relatively lower memory as we can custom-make memory as per our requirement instead of using entire Block RAMs. We have demonstrated a low-area implementation in FPGA in this work. We have kept ASIC-related optimization as part of future work. Below, we briefly summarize the salient contributions of this work.

PQ KEM suitable for resource-constrained devices: We propose a lightweight post-quantum chosen-ciphertext attack (CCA) secure module-learning with errors-based key-encapsulation mechanism (MLWE-KEM). To the best of our knowledge, only the work by Buchmann et al. [BGG\textsuperscript{+}16] deliberated on a lightweight lattice-based key-exchange scheme suitable for IoT devices before us. However, this scheme was only secure under chosen plaintext attacks. This is often inadequate as Hermans et al. [HPVP11] have pointed out that a CPA-secure scheme can only provide security against a narrow range of adversaries. Therefore, in this work, we focus on designing a CCA-secure KEM. Also, one of the most prominent issues among the standardized PQC signatures is their large signature size compared to classical signature schemes. This has a very detrimental effect on some protocols, such as transport layer security (TLS), where the increase in the size of certificates in the chain-of-trust model leads to serious performance degradation [SKD20] due to the congestion control mechanism of the transmission control protocol (TCP). To address such problems, NIST has called for another standardization [CML] for PQ signatures with small signature sizes and fast verification time. Also, some proposals have been made for replacing the TLS handshake with a CCA-secure KEM, such as KEMTLS [SSW20] or TLS-PDK [SSW21], for better performance. Therefore, we believe that lightweight KEMs profoundly impact the transition from classical PKC to PQC. Further, the techniques developed in this work can also be used to create a lightweight PQ digital signature scheme.

Practical design strategy: We adopt a new design style that is strongly coupled with hardware implementation. Our design decisions have been strongly driven by their potential advantage for lightweight hardware implementation. We explored the parameter space of LBC to propose optimum parameters that satisfy our design objectives. The NIST PQ standardization procedure witnessed a collective effort from researchers around the world for a thorough and rigorous analysis of different design elements of LBC. Therefore, to reap the benefits of the procedure and to bolster confidence in our designed KEM, we have kept the design very Kyber-\textit{esque}. We refrained from making aggressive design decisions such as using non-constant time error correcting codes or unusual secret and error distributions such as narrow centered binomial distribution, fixed weight binary vectors, etc. Such designs were shown to be vulnerable to different types of attacks in the past and, therefore, considered insecure. We also explored and analyzed different implementations of number theoretic transform (NTT)-based polynomial multiplication. We use a modular reduction algorithm for lightweight hardware implementation. We provide optimized hardware implementation using a Xilinx Virtex-7 Field Programmable Gate Array (FPGA) to demonstrate the efficacy and justify the design decisions. We have also comprehensively compared our scheme with other state-of-the-art compact implementations of LBC.

Lightweight implementation: We demonstrated our design using a lightweight implementation in FPGA. We observe that a major source of hardware overhead for lattice-based
KEMs such as Kyber mainly comes from the bulky Keccak [BDPVA13] modules, storing the twiddle factors and other memory requirements. We want to make this KEM design suitable for lightweight CCA-secure KEMs, so we focus on minimizing the area in terms of FPGA resources such as LUT, DSP, and flip-flops, and memory with reasonable latency (100us). ASCON [DEMS12] is a family of lightweight authenticated encryption and hashing algorithms. We are the first to replace Keccak using ASCON [DEMS12] to reduce the overhead of Keccak. This is also the first demonstration of the efficiency and benefits of using ASCON in a cryptographic scheme. Our results show that area and memory can be reduced approximately $3 \times$ with respect to the most compact design of Kyber [XL21], the current NIST standard for KEM in terms of LUTs, flip-flops, and DSP.

2 Background and related works

We denote the set of integers modulo $q$ as $\mathbb{Z}_q$ and the quotient ring $\mathbb{Z}_q/(x^n + 1)$ as $R_q^n (n \geq 1)$. The ring containing the vectors with $l$ elements and the matrix with $l \times l$ elements from $R_q^n$ are represented as $R_q^{n(l)} R_q^{n(l \times l)}$ respectively. Lowercase letters indicate polynomials ($v \in R_q^n$), and bold lowercase letters denote vectors of polynomials ($s \in R_q^{n(l)}$). Bold uppercase letters represent matrices of polynomials ($A \in R_q^{n(l \times l)}$). Multiplication of two polynomials $a \in R_q^n$ and $b \in R_q^n$ is denoted by $a \cdot b \in R_q^n$, and the dot product between those two polynomials is presented by $(a \circ b) \in R_q^n$. The number theoretic transform (NTT) representation of a polynomial $a \in R_q^n$ is denoted by $\hat{a}$. When NTT is applied to each constituent element of $a \in R_q^{n(l)}$ and $A \in R_q^{n(l \times l)}$, it is denoted as $\hat{a}$ and $\hat{A}$ respectively.

2.1 Learning with Errors Problem

The learning with errors (LWE) problem was introduced by Regev [Reg09] and is as hard as standard worst-case lattice problems [Pei09]. Given $A \leftarrow \mathcal{U}(\mathbb{Z}_q^{(m \times n)})$, $m = O(poly(n))$ $s \leftarrow \chi_1(\mathbb{Z}_q^m)$, and $e \leftarrow \chi_2(\mathbb{Z}_q^m)$, where $\chi_1$ and $\chi_2$ are two narrow distributions. The LWE instance consists of the pair $(A, A \cdot s + e) \in \mathbb{Z}_q^{(m \times n)} \times \mathbb{Z}_q^m$. The LWE problem states that for $b \leftarrow \mathcal{U}(\mathbb{Z}_q^m)$, it is hard to distinguish between the following pairs $(A, A \cdot s + e)$ and $(A, b)$. The hardness depends on the distributions $\chi_1, \chi_2$ and the parameters $q, n$. The Ring-LWE (RLWE) [LPR10] and the Module-LWE (MLWE) [LS15] problems are algebraically structured variants of the LWE problem. $A, s, e$ are polynomials sampled from the ring $R_q^n = \mathbb{Z}_q/(x^n + 1)$ in the RLWE problem. In the MLWE problem, $A$ is a matrix of polynomials sampled uniformly from $R_q^{n(l \times l)}$, and $s, e$ are vectors of polynomials samples from the set $R_q^{n(l)}$.

2.2 MLWE-based Public-key Encryption

A generic MLWE-based public-key encryption (PKE) is shown in Fig. 2. It consists of three algorithms: (i) key-generation (PKE.KeyGen) generates public-key $pk$ and secret-key $sk$, (ii) encryption (PKE.Enc) takes inputs as public-key $pk$ and message $m$ and generates ciphertext $c$, and (iii) decryption (PKE.Dec) takes inputs as ciphertext $c$ and secret-key $sk$ and recovers the encrypted message. This PKE scheme is indistinguishable under chosen plaintext attacks (IND-CPA) based on the assumption of the hardness of the MLWE problem. Here, $q$ is a prime
modulus, and $p$, $t$ are power-of-two moduli. These algorithms use NTT to perform polynomial multiplication efficiently [LN16]. The $\text{Encode}: R_q^n \rightarrow R_q^n$ is defined as $\text{Encode}(m) = \lfloor \frac{m}{n} \rfloor m$ and the $\text{Decode}: R_q^n \rightarrow R_q^{2n}$ is defined as $\text{Decode}(m') = \frac{2^n m' + \lfloor m'/2 \rfloor \& (-1)}{q}$.

### 2.3 MLWE-based Key Encapsulation Mechanism

#### KEM.KeyGen()

1. $(pk := (\text{seed}_A, b), m) \leftarrow U([0, 1]^{1:2\delta})$
2. $(\hat{A} := \text{PRF}(R_q^{n+1}; \text{seed}_A)) \triangleright (\hat{A} = \text{NTT}(A))$
3. $s := \beta_q(R_q^n; \text{seed}_a)$
4. $e := \beta_q(R_q^n; \text{seed}_a)$
5. $\hat{b} := \text{NTT}(s) \in R_q^n, \hat{e} := \text{NTT}(e) \in R_q^n$
6. $\hat{z} := (\hat{A} \ast \hat{b} + \hat{e}) \in R_q^n$
7. return $(pk := (\text{seed}_A, \hat{b}), sk := (\hat{a}))$

#### KEM.Enc(pk := (\text{seed}_A, \hat{b}), m \in R_q^n ; r)$

1. $(\hat{A} \leftarrow \text{PRF}(R_q^{n+1}; \text{seed}_A))$
2. if $r$ is not specified then $r \leftarrow U([0, 1]^{256})$
3. $s' := \beta_q(R_q^n; r)$
4. $e' := \beta_q(R_q^n; r)$
5. $\hat{b}' := \text{NTT}(s') \in R_q^n$
6. $\hat{z}' := \hat{A} \ast \hat{b}'$
7. $c_m := \hat{b}' \ast \hat{z}'$
8. $c_m := \text{INTT}(c_m) + \hat{e}' + \text{Encode}(m) \in R_q^n$
9. $u := \text{Compress}(c_m, t+2B) \in R_{1+2B}$
10. return $(c := (u, v))$

#### KEM.Dec(pk := (\text{seed}_A, \hat{b}), s, c)$

1. $(\hat{A} \leftarrow \text{PRF}(R_q^{n+1}; \text{seed}_A))$
2. $(K, r) := \hat{A}(pk, m)$
3. $c := \text{PKE.Enc}(pk, m; r)$
4. return $(K, c)$

Figure 3: MLWE based IND-CCA secure KEM using NTT

The PKE scheme described in Sec. 2.2 is IND-CPA. Indistinguishability under adaptive chosen ciphertext attack (IND-CCA) is a stronger security notion than IND-CPA and is desired to construct a KEM. The IND-CPA PKE Fig. 2 is converted to IND-CCA KEM by applying a variant of Fujisaki–Okamoto (FO) transformation [HHK17]. As the PKE scheme is based on the MLWE problem, the PKE scheme is not perfectly correct (when the decryption of the encrypted message does not return the original message). If the underlying PKE is $(1 - \delta)$ correct then the KEM based on the PKE is also $(1 - \delta)$ correct [HHK17]. Jiang et al. [JZC+17] also showed that given underlying PKE is $(1 - \delta)$ correct, then the KEM based on it is S-bit post-quantum secure if $\delta \leq 2^{-S}$. This KEM closely follows the
Rudraksh [BCD+16] construction. The IND-CCA MLWE-based KEM consists of three algorithms (i) key-generation (KEM.KeyGen), (ii) encapsulation (KEM.Encaps), and (iii) decapsulation (KEM.Decaps), as shown in Fig. 3. These algorithms use two hash functions namely $G: \{0, 1\}^* \rightarrow \{0, 1\}^{2\cdot\text{len}_K}$ and $H: \{0, 1\}^* \rightarrow \{0, 1\}^{\text{len}_K}$.

### 2.4 Related works

As described in Sec. 1, lightweight cryptography is essential for devices with limited computational resources such as memory, processing power, energy consumption, etc. Most works on lightweight PKC schemes are based on ECC [HB10, BMS+06, HWF09, BGK+06, SS04] which are not secure against quantum adversaries. Lattice-based constructions are promising candidates for designing lightweight PQC schemes. The NIST standard lattice-based KEMs (e.g. Kyber [BDK+17]) or the finalists of NIST standardization (e.g. Saber [DKRV18]) are mainly designed keeping security and performance in mind. Afterward, LW versions of these schemes were implemented. For reference, Huang et al. [HHLW20], Ni et al. [NKLO23] proposed optimized implementations of Kyber in various hardware platforms. Roy et al. [RB20] presented an implementation of Saber on FPGA hardware, and Ghosh et al. [GMK+22, GMK+23] proposed an area and energy-optimized implementation of Saber in ASIC. There are several hardware or hardware/software co-designs of Kyber available [BSNK19, DFA+20, BUC19].

Buchmann et al. [BGG+16] proposed an RLWE-based encryption scheme with binary secret and errors (called Ring-BinLWE scheme) suitable for lightweight PKC applications. Subsequently, more efficient variants of this scheme have been published in the following works [LAM+22, XHW21, EBMB19, HGX21]. However, these schemes are only IND-CPA and hence vulnerable to the chosen ciphertext attacks (CCA). Later on, Ebrahimi et al. [EB20] propose a CCA secure version of the IND-CPA Ring-BinLWE scheme, but the quantum bit security provided by this scheme is $< 75$. This is relatively lower in comparison to Saber and Kyber, which provide at least 100-bit PQ security even in their lowest security versions. There is always a trade-off between efficient implementation in the resource-constraint platform and security, and not much work has been dedicated to designing lightweight PQC without compromising security.

During the NIST PQC standardization procedure, a suite consisting of three learning with rounding (a variant of LWE problem) based PQC KEMs, Scabbard, was proposed by Mera et al. [MKKV21]. This work explored new design choices, such as a small polynomial size $n = 64$ for one of the schemes (Espada) to reduce the memory footprint of the implementation in the resource constraint Cortex-M4 device. Before that, the smallest polynomial size $n$ used in LWE-based KEM was 256. In addition to this, several new designs of LWE-based KEMs, such as Smaug [CCHY23], TiGER [PJP+22], etc., have been submitted in the ongoing Korean PQC competition [Kpq]. Although the aforementioned works improved the state-of-the-art of LBC with different design choices and implementations, none of them explored all the possible design choices of LWE-based KEMs from the perspective of lightweight hardware implementations.

### 3 Rudraksh: Design Space Exploration

Designing a cryptographic scheme is fundamentally solving an optimization problem where the major objective functions are attaining a particular level of security, reducing latency, and reducing bandwidth (the size of the public key, ciphertext, and secret key). However, for our lightweight design, we additionally impose new constraints, such as low memory, low energy, and area requirements, to execute the scheme with reasonable latency. Our LBC design is influenced primarily by 3 parameters, the structure of the module $i.e.$ the rank of the matrix $l$ and the size of the constituent polynomials $n$, the prime modulus $q$, and the standard deviation $\sigma$ of the secret or error distribution. In this section, we discuss our design decisions and the rationale behind them in choosing these variables to achieve our design
objective of a lightweight KEM.

3.1 Module space exploration

Keeping the $q$ and $\sigma$ fixed, the security of standard, module, or ideal lattice-based cryptographic scheme is dependent on the rank $n'$ of the underlying matrix $A$ only. Module lattices present a convenient and generic representation of different lattices; therefore, in this section, we will use the modules to describe different types of lattices. Let’s consider a module lattice $A \in \mathbb{R}_q^{l \times l}$. The rank of the underlying matrix is $n' = l \times n$. Fixing $n = 1$ and $l = n'$, we get a standard lattice. On the other hand, if we fix $l = 1$ and $n' = n$ i.e. our lattice consists of a single polynomial, and we get an ideal lattice (ring lattice). Indeed, for a long time before the proposal [LS15] of module lattices, these two extremities were the only two choices available to design lattice-based cryptosystems, as shown in Fig. 4. Although Kyber [BDK17], Saber [DKRV18], and Dilithium [DKL18] are prominent examples of cryptographic schemes based on module lattices, a vast spectrum of lattice configurations with different values of $l$ or $n$ has been left unexplored. This is shown in Fig. 4 as a grey-shaded region. We explore this region to find optimal choices for $n$ and $l$ to design a lightweight KEM. It should be noted that this is not trivial. Intuitively, one might think that choosing a small $n$ would immediately lead to a lightweight design as it reduces the size of the multiplier. However, to maintain the $n'$ for the security, decreasing $n$ increases $l$. This implies more multiplications, more random numbers, larger moduli, etc. Similarly, just decreasing $l$ is also not useful for LW designs. We have to strike a delicate balance between $l$ and $n$ and other metrics that influence the scheme’s suitability for small resource-constrained devices. We discuss these different metrics and how they are affected by different values of $n$ and $l$ below.

Memory consumption: The matrix-vector multiplication is performed in PKE.KeyGen (therefore in KEM.KeyGen and PKE.Enc (therefore in KEM.Encaps and KEM.Decaps) algorithm (shown in Fig. 2). The storage requirement for the public-matrix $A$ is one of the most memory-expensive operations for the LWE schemes that use module lattice structure. It requires to store $l \times l$ polynomials of degree $n - 1$. Currently, the de-facto standard of lattice-based implementation is to generate this matrix using the just-in-time [KMRV18] strategy. This method generates the matrix $A$ one polynomial at a time by utilizing the sponge-based ‘..squeeze-absorb-squeeze.’ operation of the extended output function (XOF) function such as Keccak [BDPVA13]. Therefore, the memory requirement to perform the matrix-vector multiplication is proportional to the size of one single polynomial. As we move towards the left of Fig. 4, polynomial size $n$ decreases. So, although $l$ has to be increased to maintain the security level, the memory requirement in this configuration is smaller. We store a single polynomial for all the polynomial multiplications in hardware platforms. Of course, one can take extreme measures such as generating a single coefficient at a time and performing a single integer multiplication to reduce memory. However, it would drastically deteriorate performance. Therefore, we explore possible MLWE schemes with smaller polynomial sizes, which can be implemented with low resources without much performance degradation. We primarily target schemes where $n$ is power-of-2 and less than 256, such that 128, 64, and 32.

Multiplier size: In the case of a standard lattice-based scheme with matrix rank $n'$, one of the most computation-heavy operations is multiplications between $n' \times n'$ matrix and $n'$ length vector. For the ring lattice-based scheme, we have to perform polynomial multiplications between two $n' - 1$ degree polynomials to achieve a similar level of security. This can be done using quasi-linear NTT multiplication. Hence, for a particular security level, the ring lattice-based schemes are more efficient than the standard lattice-based schemes in terms of computational cost. However, the resource consumption in that case is relatively huge as two $n' - 1$ degree polynomials must be stored to perform the polynomial multiplication. Therefore, for a specific security level, due to just-in-time strategy, the module lattice-based schemes are more beneficial to reducing resource consumption than the ring lattice-based schemes. Although we have to perform multiple polynomial multiplications
due to the use of module structure, module lattice-based schemes perform better than the standard lattice-based schemes. The choice of the hard problem i.e., MLWE or MLWR, and polynomial size determines the size of the multiplier in hardware. Nevertheless, the resource consumption is proportional to the size of a single polynomial for module lattice-based schemes. Therefore, choosing the hard problem and polynomial size is one of the leading factors when designing an efficient scheme for resource-constrained devices.

Generally, the size of the polynomial $n$ is chosen in multiple with the size of the secret message bit-length $\text{len}_K$ [ADPS16, BDK+17, CKLS18]. If $n = B' \cdot \text{len}_K$ for an integer $B' > 0$, we can use $B'$ coefficients of ciphertext polynomial $v$ (generated during from encryption algorithm shown in Fig. 2) to hide a single message bit by replicating a single message-bit $B'$ times. But if the polynomial-size $n$ is smaller than the size of the message bit-length $\text{len}_K$ i.e. $n = (1/B) \cdot \text{len}_K$ for an integer $B > 1$, then we have to encode $B$ message bits into a single coefficient of ciphertext polynomial $v$ [BCD+16] as displayed in Fig. 2 (line 8, in the PKE.Enc algorithm). This would increase the requirement of the reconciliation bits ($\log_2 t$) and eventually the modulus of a coefficient of $v (= \log_2 t + B)$. This will require a larger modulus $q$, which reduces the security. We will discuss this phenomenon in more detail in Sec. 3.2.

![Figure 4: Design space of lattice-based KEMs depending on the different underlying matrix sizes. Our explored module spaces are marked with red stars.](image)

**Flexible design:** Module lattices present an opportunity to design cryptographic schemes that benefit the IoT architecture as discussed in Sec. 1. The structure of module lattices can be utilized to instantiate such a flexible scheme. Let’s say a cryptographic scheme uses a module lattice of size $l \times l$. An extremely low latency and high resource-consuming implementation can be realized by implementing $l^2$ multipliers in parallel, and an extremely lightweight and high latency version can be realized by implementing a single multiplier repeatedly for $l^2$ times. Here, of course, the XOF has to be implemented accordingly to match the latency of the multiplier. As discussed before, polynomial arithmetic, specifically polynomial multiplication, is one of the major bottlenecks in LBC’s performance and resource consumption. The polynomial size in both Kyber and Dilithium is 256. Even in the most lightweight instantiation, an IoT peripheral device has to use a $256 \times 256$ polynomial multiplier. This is still very expensive for an IoT peripheral device. A smaller polynomial size is more suitable with some sacrifice in efficiency. Therefore, a balance has to be struck between these two metrics for a suitable lattice-based PQ scheme for IoT.

In conclusion, ring lattice-based schemes are especially advantageous for achieving better performance but demand much hardware area. Meanwhile, standard lattice-based schemes theoretically can be implemented with lesser memory and area at the expense of substantial computation costs. Module lattice-based schemes with polynomial-size $n$ and underlying lattice’s matrix rank $n' = l \times n$ provide a trade-off between them. If we keep $n'$ constant, increments of $l$ decrease $n$, which reduces the memory requirements for a single polynomial. However, this increases the generation cost of the matrix $A$, as the matrix consists of $l \times l \times n \times \lceil \log_2 q \rceil$ pseudo-random bits. These pseudo-random numbers are generated by using the XOF function, which is another computationally expensive operation as described
later in Sec. 3.5. If memory is not a concern, then increments of \( l \) can be used to increase parallelism in hardware implementations. There are some module LWR-based designs that have been proposed in recent years [DKRV18, MKKV21]. However, the module-space for designing different MLWE-based schemes remained mostly unexplored. Therefore, we choose to explore the module space for the LWE problem denoted by red colored stars in Fig. 4 to construct a lightweight MLWE-based KEM with optimal parameters.

3.2 Choice of moduli

It is clear from the discussion in the previous section that we want to explore the module lattice space to design lattice-based KEM. LWE-based schemes use reconciliation mechanisms by sending some extra bits [BDK+17]. These bits help to recover the encrypted message during the decryption algorithm by reducing the noise introduced during the encryption procedure called decryption noise (as LWE-based encryption schemes are not perfect). Increased decryption noise induces an increment in the failure probability, which can cause a decryption failure attack [DGJ+19]. As discussed earlier, a smaller polynomial size \( n \) reduces the memory consumed by a single polynomial and also the area required to implement single polynomial multiplication in hardware. But, if we reduce the size of the polynomial \( n \), then we have to encode multiple message bits in a coefficient of \( v \). This will increase the failure probability. This can be compensated by more reconciliation bits which in turn increases \( q \).

The security of a lattice-based cryptosystem increases with the increase in the error-to-modulus ratio, i.e. keeping the error distribution fixed, the security will reduce with the increase in the value of \( q \), and vice versa. Therefore, a smaller value of \( q \) helps to increase efficiency, reduce computational and storage resources, and also reduce the bandwidth (size of the public-key, secret-key, and ciphertext), but increases the failure probability. Hence, we concentrated on finding an optimal value of the modulus \( q \) for which the decryption failure would be minimal. We also proposed implementations with minimal hardware resources.

The type of the modulus i.e prime vs. power-of-2 modulus also has a significant impact on the performance and resource utilization of the scheme. We have deferred this discussion till Sec. 3.4.

3.3 Secret and error distribution

In LWE-based schemes, coefficients of secret and error are usually sampled from a narrow distribution. There are several (M/R)LWE-based KEMs that have utilized discrete Gaussian distribution as secret and error distribution [BCD+16]. Unfortunately, it is hard to implement a Gaussian sampler efficiently and securely against timing attacks. For KEMs, Alkim et al. [ADPS16] showed that this Gaussian distribution can be replaced with a centered binomial distribution (CBD) whose standard deviation is the same as the Gaussian distribution. The sampling from a CBD is much simpler and easier to protect against side-channel attacks.

Several other distributions have been explored in the design of LWE-based schemes to gain efficiency, such as binary distribution [BGG+16], fixed weight distribution [BBF+19, CCHY23], etc. In the binary distribution, the secret and error have only two possible values \{0, 1\}. If we use this binary distribution for secret, then the standard deviation of the secret is low. This implies security will be reduced, and to diminish that, we need to increase the rank of the underlying lattice matrix. In the fixed weight distribution, the hamming weight of the secret/error polynomial is fixed. The security of these distributions is yet to be thoroughly investigated and does not elicit enough confidence. Due to these reasons, we refrained from aggressive design choices such as the small CBD \( \beta_1 \), binary distribution, or fixed weight distribution as the secret or error distribution to attain better efficiency. We have used a CBD \( \beta_\mu \) with \( \mu \geq 2 \) to alleviate these issues in our design.

The sampling from a CBD \( \beta_\mu \) is accomplished by performing \( \text{HW}(a) - \text{HW}(b) \), where \( a, b \) are \( \mu \) bit pseudo-random numbers. The parameter \( \mu \) of CBD is crucial in deciding the scheme’s efficiency. This also impacts the security parameters of a CCA secure scheme, failure
probability, and bit security. The CBD sampler uses pseudo-random numbers, and the bigger the CBD parameter \( \mu \), the more pseudo-random numbers generation will be required. Pseudo-random numbers are generated using some extendable-output function (XOF). The XOF is one of the costliest operations in terms of computation and resources (Details about XOF have been provided in the next subsection). Finding a smaller \( \mu \) is necessary for better performance, less resource utilization, and lower failure probability. However, a larger \( \mu \) increases the bit security. As we are aiming for a CCA-secure KEM scheme with 100-bit PQ security using Hofheinz et al.-version of PO transform [HHK17], the failure probability must be \( \leq 2^{-100} \).

Hence, in our design, we have analyzed these aspects with a wide range of values of \( \mu \) to find an optimal choice to strike a balance between the security and efficiency of our scheme.

### 3.4 Choice of polynomial multiplication

For LBC schemes, polynomial multiplication is one of the major bottlenecks with respect to efficiency and resource consumption. In literature, there exist mainly two types of polynomial multiplication algorithms for implementing LBC schemes: i) Toom-Cook multiplication \([\text{To63, Coo66}]\), and (ii) NTT multiplication \([\text{LN16}]\). Toom-Cook multiplication is relatively simpler and can be used for any modulus. However, the time complexity of the Toom-Cook polynomial multiplication is asymptotically slower \( O(n^{1+\epsilon}) \), where \( 0 < \epsilon < 1 \). On the other hand, NTT multiplication is the most used polynomial multiplication for implementing LBC schemes due to its faster quasi-linear time complexity \( O(n\log n) \). However, for the NTT multiplication, the modulus \( q \) needs to be \( \text{NTT friendly} \) i.e. a prime number with the `primitive root of unity in the prime field \( \mathbb{Z}_q \). Please note that, for small values of \( n \), the efficiency of Toom-Cook polynomial multiplication with a power-of-2 modulus (as prime reduction is free in a power-of-2 ring) and NTT-based polynomial multiplication on an appropriate prime modulus is comparable when performed the full multiplication. However, for LBC schemes, we can sample the public matrix \( \text{NTT}(A) = \hat{A} \) from \( R_q^{n^2} \) using seed instead of sampling \( A \) and perform NTT on \( A \). It can save cycles while computing \( \hat{A} \) as \( A \) is random implies \( \text{NTT}(A) \) is random and vice-versa. We also can save execution time on the NTT-based polynomial multiplication by omitting the INTT operation and keeping the multiplication result in the NTT domain (e.g., Line (5) in the PKE.KeyGen() in Fig. 2). This makes the LBC scheme with NTT multiplication more efficient than Toom-Cook multiplication. Therefore, we choose to use NTT-based polynomial multiplication over a prime modulus \( q \).

NTT multiplication between two polynomials \( a \) and \( b \) from \( R_q^n \) is performed by \( a \cdot b = \text{INTT}(\text{NTT}(a) \circ \text{NTT}(b)) \). We denote point-wise multiplication (PWM) with \( \circ \). Given \( \zeta \) is the \( 2n \)-th primitive root of unity and \( \omega = \zeta^2 \), the NTT(\( x \)) = \( \hat{x} = (\hat{x}_0, \hat{x}_1, ..., \hat{x}_{n-1}) \) and \( \text{INTT}(\hat{x}) = x = (x_0, x_1, ..., x_{n-1}) \) are denoted by the following Eq. 1 & 2:

\[
\hat{x}_i = \sum_{j=0}^{n-1} x_j \zeta^{(2i+1)j} = \sum_{j=0}^{n-1} (x_j \zeta^j) \omega^{ij} \mod q, 0 \leq i \leq n - 1. \tag{1}
\]

\[
x_j = \frac{1}{n} \sum_{i=1}^{n-1} \hat{x}_i \zeta^{-(2i+1)j} = \zeta^j / n \sum_{i=1}^{n-1} \hat{x}_i \omega^{-ij} \mod q, 0 \leq j \leq n - 1. \tag{2}
\]

In this procedure of multiplication, we have to store the pre-computed values of \( \zeta^j \mod q \) (for \( 1 \leq j \leq n - 1 \)) along with the coefficients of two participated polynomials for improving the performance. Therefore, the total memory requirement to perform multiplication depends on polynomial size \( n \).

In the literature, there is another type of NTT called incomplete NTT multiplication, where the NTT multiplication between two \( n \) size polynomials is replaced by two separate NTT multiplications between two \( n/2 \) size polynomials. Karatsuba multiplication is performed on the last 1 degree polynomials. Therefore, incomplete NTT multiplication requires more modular multiplications than complete NTT multiplication. Yet, the incomplete NTT
multiplications outperform complete NTT multiplications [AABCG20] on software by omitting several reduction steps after modular multiplication. Incomplete NTT multiplication is also used in Kyber. We employ a single butterfly module shown in Fig. 8 that includes a reduction step for performing NTT, INTT, and PWM in our KEM. Therefore, incomplete NTT multiplication increases the latency in our KEM implementation. Consequently, we choose the complete NTT multiplication over the incomplete one for polynomial multiplication. More details regarding NTT multiplication are provided in Sec 4.2.

3.5 ASCON based hash and XOF functions

The implementations of LBC exhibit a unique and interesting phenomenon. Lattice-based cryptographic schemes use a lot of pseudorandom numbers to generate the matrix $\hat{A}$ and the secret $s$ and error $e$ vectors. From a designer’s perspective, generating pseudorandom numbers is considered an auxiliary function that does not impose major overhead on executing the whole scheme. More focus is given to optimizing the core functions of the cryptographic scheme as they consume the majority of the time and resources in the implementation. This is true for classical PKC (and symmetric-key ciphers also) schemes such as RSA [RSA78] and ECC [Mil86], where most of the time and resources are spent on making the multi-precision multiplications and scalar point multiplication, respectively. However, for LBC, the standard approach of generating pseudorandom numbers is using an XOF such as Keccak [BDPVA13]. This process takes close to or, in some cases, more than 50% of total time and/or area [XL21]. As numerous works have been done to optimize the core operation of LBC, which is polynomial multiplication in software and hardware platforms [RB20, MTK+20], the process of random number generation has become the bottleneck.

To alleviate this problem, designers have proposed alternate versions of their schemes, such as Kyber-90s [ABD+21] or Saber-90s [BMD+21] where they proposed to generate the random numbers using a block cipher (such as AES [Can05]) in counter mode. While this could be a good solution for software and hardware platforms with dedicated support for these block ciphers, such as the AES-NI instruction set, for standalone hardware with minimal software support, this is not a good solution. As shown in Fig. 3 (for $G$, $H$), we need to use the hash function SHA3 or Keccak for a CCA-secure KEM using FO transformation. Therefore, we cannot completely remove the Keccak module from the hardware platform. Moreover, we must include another module implementing the block cipher algorithm.

Therefore, the best possible solution in this scenario is to replace the bulky Keccak module with some lightweight alternative. Incidentally, NIST concluded its lightweight cryptography competition [NIS23a] in February 2023 and selected the ASCON [DEMS12] family of lightweight ciphers. Like the Keccak, ASCON is also based on the sponge construction [BDPA11] and can be used as a Hash function and XOF. Moreover, ASCON is specifically designed for lightweight implementation on resource-constraint devices. This makes ASCON an ideal choice for replacing the Keccak function in our design. However, this is not very straightforward. The biggest hurdle is the difference in the state size of these two ciphers, which are 320 and 1600 for ASCON and Keccak, respectively. Therefore, each ASCON-squeeze outputs a fraction of pseudorandom bits compared to a Keccak-squeeze. Hence, to utilize ASCON’s full potential, we have carefully designed our architecture exploiting the lightweight sub-layer and linear layer of ASCON, as well as meticulous scheduling and memory organization in the FPGA implementation, whose throughput does not become the operation bottleneck (explained in Sec. 4.3). Another hurdle in replacing Keccak with ASCON is that the current version of ASCON provides maximum 128-bit security; therefore, it is unsuited to replace SHAKE-256 or SHA3-512, which has been used in Kyber. However, it is fine for our lightweight design. Due to these issues, although the use of ASCON in place of Keccak has been deliberated for a long time, we have not seen any hardware/software implementation yet. To the best of our knowledge, we are the first to use and demonstrate the efficiency and utility of ASCON in any cryptographic implementation.
#### 3.6 Parameters of our scheme

We target to attain at least 100-bit post-quantum security for our lightweight KEM. It will provide equivalent security with AES-128 [AAC22] and belong to the NIST-I security category. Therefore, the current version of ASCON with 128 bit security is enough for us. In this section, we discuss the process of finding parameters for Rudraksh.

Dachman-Soled et al.’s leaky-LWE estimator [DSDGR20] is the state-of-the-art tool to estimate the hardness of the underlying LWE problem. It uses the best-known lattice reduction algorithm Block Korkine-Zolotarev (BKZ) [SE94, CN11] algorithm. BKZ algorithm primarily estimates the difficulty of solving the shortest vector problem (SVP) in a smaller lattice. This is known as core-SVP hardness. The security of the overall LBC scheme is the hardness of this core-SVP problem with some polynomial overhead. Usually, we ignore this polynomial overhead for a pessimistic estimate of security. The leaky-LWE estimator tool takes the underlying base matrix rank $n' = l \times n$, the modulus $q$, and the standard deviation of secret or error distributions of a scheme as input. It returns both post-quantum and classical bit security of the corresponding scheme. As discussed earlier, while designing a module lattice-based scheme for resource constraint devices, the two most important parameters are the polynomial-size $n$ and the length of the vector $l$. We have viewed finding the optimal parameter set for our lightweight KEM as a multi-dimensional optimization problem. First, we fixed the polynomial-size $n$ and exhaustively searched all the possible values of other parameters such as the vector length $l$, modulus $q$, and CBD parameter $\eta_1$, $\eta_2$, etc. This is followed by calculating the resource consumption for these parameters. We have repeated the process for all the power-of-2 polynomial sizes to maintain the efficiency of the scheme as it is beneficial for the implementation of several primary building blocks, such as NTT multiplication, Encode, Decode functions, etc. We also did not explore the polynomial-size below $n = 32$, as the failure probability increases in these cases drastically. We have to increase the length of the vector quite a lot to counteract the high failure probability, which affects the scheme’s efficiency. We provide optimal parameter sets for three configurations (i) KEM-poly32: with polynomial-size 32, (ii) KEM-poly64: with polynomial-size 64, (iii) KEM-poly128: with polynomial-size 128. The parameters of all these configurations are shown in Tab. 1. This table also includes the parameters of Kyber [ABD21], where the $n = 256$, and NewHope [ADPS16], where $n = 512 = n'$. We also provide the process to find parameters for KEM-poly64 in Fig. 5.

Memory and area are two primary benchmarks for hardware resource consumption. The memory possesses all the resources used for data usage, which includes all the on-chip memory structures such as Block-RAM (BRAM), distributed RAM, etc. The area contains the configuration logic resources, including look-up tables (LUTs) and logical elements. We discuss the estimated hardware resource usage of all the configurations proposed in Tab. 1 in terms of memory and select the one that can be operated with optimal resources. Each polynomial of the secret-key vector $s$ can be generated from seed. These secret polynomials generate the public-key vector $\hat{b}$ during the key-generation procedure or used in the PKE-Dec (Fig 2, line (3) in PKE.KeyGen) during the decapsulation algorithm. One polynomial length $(n \times \lceil \log_2 q \rceil)$ bits memory storage is required for the secret polynomial (for $s$ in PKE.KeyGen, for $s'$ in PKE.Enc), and for the runtime calculation of single polynomial in the public matrix $\hat{A}$. For efficient implementation, another polynomial storage is required for the $n$ roots of unity (or twiddle
Figure 5: Relation between \( n', q, \) and \( \eta (\eta_1/\eta_2) \) when \( n = 64 \) is fixed (arrows indicate the direction of increase in values). The parameter set of the optimal point is selected for KEM-poly64.

Figure 6: Memory consumption of the KEM depending on the polynomial size factors. We use one more polynomial space to save the ciphertext \( v \) as well as a vector of polynomial space \((l \times n \times \lceil \log_2 q \rceil) \) bits to store the public vector \( \hat{b} \) in the key-generation algorithm, and that same space is used to store the ciphertext vector \( \mathbf{u} \) during PKE. Enc. We also need 320 bit ASCON state register for KEM-poly32, KEM-poly64, KEM-poly128, and 1600 bit state register of Keccak for Kyber and NewHope. Extra buffer is often used for post-processing for hash (for \( K \) in Encapsulation and \( K' \), \( K'' \) in decapsulation) and the pseudorandom number \( z \) generated during key generation and used in decapsulation algorithm (for the cases of decryption failure). This buffer size is equivalent to the state register. Therefore, we need memory for four polynomials, one vector of polynomials, states of ASCON or Keccak, and storage for hash output and \( z \). We calculate the storage requirement for each of the configurations of Tab. 1 and present them with the help of Fig. 6. It is evident from Fig. 6 that KEM-poly64 uses the least storage compared to other configurations. Therefore, we select KEM-poly64 as our lightweight KEM Rudraksh and present a lightweight (low resource) implementation on hardware.

4 Hardware design

After exploring the theoretical design decisions for developing a lightweight lattice-based KEM, we efficiently implement the scheme and show the scheme’s area and latency requirements in hardware. We have chosen Xilinx Virtex-7 FPGA as our target device. Our hardware design consists of several components. First, we discuss the system architecture; second, we discuss the re-configurable butterfly architecture; and finally, we discuss the datapath of the ASCON-based XOF function. We also discuss the other computational units, such as the CBD sampler, rejection sampling unit, etc. We also discuss our efficient memory organization, as careful memory organization is crucial for memory reduction. Note that reducing memory is important for lightweight design as often use cases are memory-constrained IoT devices. They will often share the memory with other systems, and careful memory-reduced design is of utmost importance. Efficient NTT memory access removes the need to reorganize memory, which increases latency overhead. Finally, we describe the scheduling during all the operations.

4.1 System architecture

The full system architecture is shown in Fig. 7. The seeds of matrix \( \hat{A} \), secret \( \mathbf{s} \), and error \( \mathbf{e} \) are taken from an external True Random Number Generator for demonstration. A controller FSM controls ASCON-XOF and butterfly units synchronously. It enables/gates the CBD/rejection sampler when not required. For example, sampling \( \hat{A} \) does not require CBD and hence is gated
by the controller. The controller also provides an address offset to avoid memory collision with the public/secret key if we want to store them. The ASCON permutation is used for the $H$, $G$, and PRF functions. It is the key function to generate the public matrix of the polynomials $\hat{A}$. Each coefficient of the polynomials is $\lfloor \log_2 q \rfloor$ bit and less than prime modulo $q$. Therefore, an additional rejection sampler is needed to discard coefficients, $\geq q$, while generating $A$. The ASCON core is also used to generate the pseudo-random number for the CBD sampler module to construct the secret $s$ (or $s'$). The secret is directly stored in 2 NTT memories. The reconfigurable butterfly unit performs the NTT/INTT/vector-wise multiplication (PWM) operation. Synchronous memory access for NTT and INTT are ensured in the design. We discuss the details in Sec. 4.4. PWM is a vector multiplication as the polynomial-size is small (64). We use complete NTT multiplication, unlike Kyber, where PWM is complex as it uses incomplete NTT multiplication along with Karatsuba multiplication in the last step as part of PWM.

4.2 Reconfigurable butterfly unit

We introduce a reconfigurable butterfly unit for NTT, INTT, PWM, compress, decompress, encode, and decode functions. The butterfly unit is configured by the 3-bit mode signal provided by the controller (Fig. 8). A single DSP unit is used for multiplication. Notably, multiplication is a key operation in all the previous computations and takes a significant amount of time. The butterfly unit is configured by the 3-bit mode signal provided by the controller (Fig. 8). A single DSP unit is used for multiplication. Notably, multiplication is a key operation in all the previous computations and takes a significant amount of time.
area. The DSP unit performs the multiplication with the twiddle factor \((\zeta^j \mod q)\) where \(1 \leq j \leq n - 1\) and \(\zeta\) in NTT/INTT operations. We adapted Zhang et al. [ZYC+20] technique for INTT. Here, the multiplication with \((1/n) \mod q\) of Eq. 2 is replaced by the \((1/2) \mod q\) in each butterfly operation. This step eliminated complex multiplication by 1-bit left shift operation at negligible hardware cost. The butterfly unit also consists of an adder/subtractor, as shown in Fig. 8. Finally, it includes a three-stage pipelined shift-and-add modular reduction, ensuring a very low critical path for the design. It is important to note that ASCON-XOF is extremely lightweight, and its substitution layer consists of a few ‘xor’ and ‘and’ gates. Hence, we use 6-stage pipelines in the butterfly to maintain a low critical path, resulting in a high-frequency design.

Only the multiplication and the modular reduction are enabled, while the butterfly operates in PWM mode. We employ the butterfly unit to compute \(compress(b', 1024)\), defined by \(\lfloor (V_{\text{in}}/10) + q/2 \rfloor\) followed by keeping lower 10 bits (similar to [ABD+20]). The division by \(q\) is replaced by multiplication with an approximate value of \(1/q\). This procedure includes multiplication with \((2^{32}/q + 1)\) followed by 32 bit right shift. We use a similar technique to compute \(compress(c_m, 32)\). Here, we substitute the division by \(q\) with multiplication with \((2^{32}/q + 1)\) followed by 27 bit right shift. While computing \(\text{Decode}(m)\), we replace the division by \(q\) with multiplication with \((2^{30}/q + 1)\) and followed by 30 bit right shift. \(\text{decompress}(u, 1024) = (q \cdot u + 512) \gg 10, \text{decompress}(v, 32) = (q \cdot v + 16) \gg 5, \text{encode}(m) = (q \cdot m + 2) \gg 2\) involve a multiplication with \(q\). All the right shift operations are implemented using a configurable barrel shifter. We describe modular reduction hardware in detail below.

**Modular reduction:** Modular reduction is one of the crucial parts of the butterfly core. Some of the primarily utilized modulus reduction algorithms are Montgomery reduction [BDK+17] and Barrett reduction [XL21]. Later, for primes like \(q = 2^m \times k + 1\), where \(k\) is an odd number, the \(k\)-reduction [NDG19] algorithm has been proposed. This reduction algorithm performs better and consumes less area on hardware than the Montgomery or Barrett reduction. Subsequently, the \(k^2\)-reduction algorithm is introduced by Bisheh-Niasar et al. [BAK21], which is more efficient than the \(k\)-reduction algorithm. \(k\)-reduction algorithm takes input \(c\) and outputs \(d \equiv k \times c \mod q\), and \(k^2\)-reduction algorithm takes input \(c\) and outputs \(d \equiv k^2 \times c \mod q\). We can eliminate the extra \(k^s\), \(s \in \{1, 2\}\), by replacing the pre-computed factor \(\zeta\) by \(k^{-s} \times \zeta\) during NTT or INTT. However, while using the \(k^s\)-reduction during point-wise multiplication, we have to perform one extra multiplication followed by the reduction to discard the extra \(k^s\) factor. It either increases the number of DSPs (containing one multiplication unit) or the latency. However, this extra step is unnecessary if we use the shift-and-add modular reduction technique. We used this technique for our prime \(q = 7681\) and presented it in Alg. 1. The detailed implementation is shown on the right side of the butterfly unit (Fig. 4.2). The modular reduction only needs addition/subtraction and bit shift operation, making it extremely lightweight and suitable for high-frequency operations.

---

**Algorithm 1:** Shift-and-add modular reduction

Input: \(c\) is an integer \(\in \{0, (q-1)^x\}\)

Output: \(d\), where \(d \equiv c \mod q\)

\[\begin{align*}
1 & \quad c = c_4 | c_3 | c_2 | c_1 | c_0 \\
2 & \quad \text{temp}_3 = c_4 + c_3; \ \text{temp}_2 = \text{temp}_3 + c_2; \ \text{temp}_0 = \text{temp}_2 + c_1 \\
3 & \quad \text{temp}_3 = (\text{temp}_3 \ll 1) - \text{temp}_0; \ \text{temp}_4 = (\text{temp}_3 \ll 4) - \text{temp}_1 \\
4 & \quad \text{temp}_0 = (\text{temp}_0 \ll 4) - \text{temp}_3; \ \text{temp}_6 = \text{temp}_6 + c_0 \\
5 & \quad \text{res} = (-c_4 \ll 12) + \text{temp}_0 \\
6 & \quad \text{if} \quad (\text{res} = 0) \quad \text{then} \quad d^+ = q \\
7 & \quad \text{if} \quad (d > q) \quad \text{then} \quad d = d - q \\
8 & \quad \text{if} \quad (d > q) \quad \text{then} \quad d = d - q \\
9 & \quad \text{return} \ d
\end{align*}\]
4.3 ASCON core as XOF function

ASCON-XOF takes an input of arbitrary size in chunks of 64 bits and generates an output with variable lengths (in chunks of 64 bits). ASCON is also a sponge-based construction like Keccak. It offers a smaller state size of \(320\) bits (64-bit rate and 256-bit capacity), whereas the Keccak state register size is \(1600\) bits. ASCON-XOF can be implemented with low-area (Fig. 9). It supports several functional modes which are PRF to generate the public-matrix \(\hat{A}\), the CBD sampler to generate the secret \(s\) (or \(s'\)), error \(e\) (or \(e',e''\)), and \(G, H\). The global controller fixes the mode for this block.

ASCON-XOF function has three steps: a) initialization, b) absorb, and c) squeeze. The initial state register is pre-computed from IV in our design to save latency. The second step is to absorb the input stream in the block of 64 bits. In Fig. 9, \(i_{\text{len}}\) denotes \(\lceil\frac{\text{input length} + 1}{64}\rceil\). During absorb, 64 bits input block is XORed with the first 64 bits of the state register followed by \(p^{12}\). The third step is to squeeze the output bits. This process continues until the required length of output is extracted. We denote \(\lceil\frac{\text{output length}}{64}\rceil\) by \(o_{\text{len}}\) in the figure. ASCON permutation \(p^{12}\) is the primary building block of the ASCON-XOF function. It is used during all the three steps. This permutation consists of three steps: (i) addition of constant round, (ii) substitution layer, and (iii) linear diffusion layer [DEMS12].

The rate of input and output block of ASCON is only 64-bit. ASCON’s permutation \(p^{12}\) includes only bit-wise XOR, circular shift, and bit-wise AND operations. Therefore, single permutation takes considerably less number of gates than Keccak. Moreover, this implies that the critical path of the ASCON permutation is small and, hence, increases the maximum frequency. The execution of the ASCON permutation at a higher frequency compensates for high clock cycle consumption during absorb and squeeze functions. It helps this design compute with a similar order of latency as Kyber. This design decision assists in attaining an efficient performance with reduced area usage and makes it especially suitable for lightweight designs.

This ASCON-XOF hardware also contains a 76-bit buffer/shift register. This buffer stores the input of the absorb while computing \(H(pk)\). Each coefficient of the vector of polynomials is 13 bits, and we save the \(pk\) in coefficient format one by one. Once a minimum of 64 bits is stored, those bits are used for absorption while new coefficients are introduced in the buffer. The ASCON absorb’s input block size is 64 bits (determined by ASCON rate). We load the first 5 coefficients of \(pk\) (65 bits) to the shift register for the first absorb. The input block of the first absorb step consists of the first 4 coefficient and 12 bits from the lowest significant bits (LSB) of the 5th coefficients. One bit of the 5th coefficient remains in the shift register. Then, we load the next 5 coefficients of the \(pk\) to the shift register. Now, the shift register holds 66 bits of input. We use 64 bits from the LSB (including the remaining 1 bit of the 1st 5 coefficients) as the second input block. This process continues until the whole \(pk\) is absorbed. As the longest common factor between 13 and 64 is 1, the minimum size of the shift register needs to be \(64+12=76\) to accommodate extra bits of the input stream for all possible cases.

The same buffer temporarily stores the output blocks when the ASCON block works in PRF mode, producing the public matrix \(\hat{A}\). ASCON squeeze generates 64-bit output after
a 12 round permutation $p^{12}$, and each coefficient size of $A$ is 13 bits. Then, these coefficients are fed to the rejection sampler. It accepts if the coefficients are less than $q$. So, only four coefficients can be constructed after a single squeeze. There will be 12 bits remaining in the shift register. After the next squeeze, another 64 bits output is added to the shift register. To accommodate all the bits, the same 76-bit shift register is used. From these 76 bits, 65 bits from the LSB are utilized to construct the next 5 coefficients of the matrix $\hat{A}$, and 11 bits will remain in the shift register. This process will continue until the whole matrix is generated.

The ASCON block is required to sample the secret $s$ (or $s'$) and error $e$ (or $e', e''$). The pseudorandom bits created by ASCOn permutation are fed to the CBD sampler to construct the final secret and error coefficients. Here, the 16 bytes seed (+1 byte of nonce) works as the input of the absorb step. Three absorb steps are required as the input block size is 64 bits. To construct a coefficient of the secret or error, 4 bits of XOF output are needed. Therefore, 4-times squeeze is required to generate a single polynomial.

4.4 Memory organization

One of the key design aspects of our design is to reduce memory as much as possible to make it resource-constraint device-friendly. We took two key approaches to this. First, we reduce the total memory by carefully choosing lattice $\hat{A}$ and secret $s$ generation. Second, NTT memory organization is done carefully to accommodate minimum BRAM usage for NTT. We use just two 18K BRAMs for NTT/INTT operations and one 18K BRAM for run time lattice generation and public key storage. While we are generating $\hat{A}$, the careful design choice of 64-point polynomials gives us the perfect opportunity to synchronize ASCON-XOF-Based $\hat{A}$ generation and NTT($s$) operation. For example, generation of $A$(13*64 bit) consumes 192 (= 3*12 for absorb + 13*12 for squeeze) cycles. However, we often need to squeeze more to accommodate more coefficients, as some are rejected. This takes 12-24 cycles more on average. Our NTT is a single butterfly design; hence, NTT($s$) takes 32*6 = 192 cycles. This careful design ensures that both hardware pieces work synchronously. This gives us the perfect opportunity for a runtime secret generation, which may not be preferred for NIST standard Kyber as NTT takes significantly more cycles for Kyber. As we need to generate lattice $A$, NTT($s$) can be done within that time. This ensures that we can store the secret seeds and generate them every time, reducing the memory requirement for the secret by a significant amount. For example, we need to keep storage of 1 polynomial generation related to the secret generation contrary to 1 vector of a polynomial of the most optimized ML-KEM design [NIS23b]. If we choose 128-/256-point NTT, NTT($s$) takes more cycles, causing run time secret generation to be infeasible. We also use trivial ML-KEM optimization [NIS23b], such as run-time $A$ generation. We have a separate memory for the public key. However, that is not necessary if it is integrated with IoT devices. IoT devices often have extra memory, which can be utilized to communicate with another party.

NTT memory is implemented with 2 separate memory as shown in Fig. 10. Once the secret is generated, 1st half is written in one BRAM, say M0, whereas 2nd half is written in M1 as coeff[0], and coeff[32] is required in the first stage. At every level, writing is swapped

![Figure 10: Memory organization of the NTT module](image-url)
18 Rudraksh

Figure 11: Scheduling with ASCON and butterfly module
to ensure the next stage data is available from 2 different memory. This strategy ensuresstreamlined dataflow even with a single port write-enabled memory. We are using 3, 18K BRAMs for this implementation. However, total memory is not used. For example, M0 & M1 need just 32*13-bit memory each (416 bit, 2.3% of 18K memory).

4.5 Scheduling

Scheduling is an important aspect of KEM hardware design. There are 2 parallel components of the KEM data path: (i) butterfly unit, which computes NTT, INTT, and PWM as well as encode, compress, and decompress, and (ii) Hash/PRF functions (ASCON-XOF for our case, SHA3 and SHAKE for Kyber). These 2 components are independent. This allows us to schedule synchronously, as shown in Fig. 11. Note that both components are specially required for the keygen and encrypt phases. Decrypt only needs butterfly, whereas FO-related functions require ASCON-XOF only. We sample using ASCON-XOF and CBD, which needs 84 cycles; then, one polynomial is sampled using rejection sampling followed by ASCON XOF. It is important to note that rejection sampling, in this case, takes at least 192 cycles, which is enough to calculate 64-point NTT. Then, while sampling the next secret, we can multiply and accumulate it as that takes fewer cycles. A lightweight ASCON core takes multiple cycles to create a lattice, even if the secret is stored. We have the option to store the entire secret in memory. However, runtime generation of the secret polynomial costs only 160 cycles of latency in the key generation/encryption function, which is negligible. As we are targeting lightweight design for energy and area-constrained IoT devices, we have taken this approach to reduce memory further.

4.6 Other computational units

We require two more components: rejection sampling and CBD sampler. Rejection sampling is a part of matrix $\hat{A}$ or $\hat{A}^T$ generation. It checks and accepts if the ASCON-XOF generated 13 bits output is less than $q$. Otherwise, it rejects those 13 bits and proceeds with the next 13 bits. The implementation of this component is not constant time. However, it does not affect the security as the matrix $\hat{A}$ is a public matrix. The CBD sampler is used to sample coefficients of the secret polynomials $s$, $s'$, and the error polynomials $e$, $e'$, $e''$. Each coefficient of these polynomials is constructed from 4 bits output of the ASCON-XOF. These 4 bits output can be denoted as $a[0:3]$. The coefficient is implemented by the following operation $b = \text{HW}(a[0:1]) - \text{HW}(a[2:3])$. Then the coefficient value $b \in [-2, 2]$. In other words, secret/error is sampled by calculating the Hamming Distance of two 2-bit numbers.

5 Results

In this section, we will discuss the implementation results and compare them with the state-of-the-art KEM designs.
5.1 Resource consumption of submodules

Resource consumption for each component, followed by full hardware, is presented in Tab. 3. Our butterfly design requires multiplication, which is realized by a DSP unit. The reconfigurable butterfly consumes only 514 LUT and 325 Flip-flops in addition to 1 DSP unit. Modular reduction is one of the key components of the butterfly unit. We explored multiple strategies for \( q = 7681 \) and concluded that the shift-and-add modular reduction is the least hardware-intensive, as shown in Tab. 2. However, it is important to note that while using Montgomery and Barrett reduction following [ABD\(^+21\)], one extra multiplication followed by the reduction converts a polynomial to the Montgomery domain. Returning from the Montgomery domain often requires one extra multiplication, costing extra latency for an extra DSP unit. Similarly, using \( k^2\)-reduction [BAK21, NKLO23], one extra multiplication followed by the reduction is performed during PWM to discard the extra \( k^2 \) factor. But, for the Shift-and-add modular reduction in Algorithm. 1, the extra multiplication and reduction step is not required as no domain change is performed.

Another key component of the datapath is ASCON-XOF hardware. Permutation consumes maximum area with 684 LUT and 321 flip-flops. The top includes an FSM controller, a 76-bit buffer/shift register for ASCON-XOF and verify logic, and 3-block RAMs. Overall, the controller is the key contributor in terms of area. This exploration indicates that in case of low latency requirement, an HW-SW codesign approach can also be taken to minimize the area further. We have used three 18K BRAMs in total. 18K BRAMs are considered 0.5 BRAM in FPGA architecture. 2 BRAMs (M0, M1) are used for NTT/INTT operations, and another BRAM (M2) has been used for public key storage. However, we do not use the entire memory storage. For M0, M1, only 2.3% of the BRAM has been used, whereas M2 uses \( \sim 40\% \) of the BRAM.

Using ASCON-XOF instead of Keccak comes with a trade-off in clock cycles due to its lightweight state registers. However, the extremely lightweight datapath paves the path to higher-frequency operations. A 6-stage pipelined architecture is also used in the butterfly to keep the critical path low. The server (runs key-generation and decapsulation algorithm) and client (runs only encapsulation algorithm) can operate at 318MHz and 323MHz, respectively. However, key generation, encapsulation, and decapsulation require 73 \( \mu s \), 87 \( \mu s \), and 110 \( \mu s \), respectively. Latency is often not the utmost priority in resource/energy-constraint IoT devices, though latency overhead is reasonable due to the careful design of the datapath.

5.2 Comparison with the state-of-the-art

Comparison with the state-of-the-art hardware implementations of the notable candidates, including Kyber, is demonstrated in Tab. 4. Recently, a few designs based on Ring-LWE have been explored that are only CPA-secure. Notably, Ring-LWE often raises questions in terms
of security due to its structural lattices. Our KEM, for the first time, shows a lightweight CCA-secure design. Our design consumes only 2771/2869 LUT and 1586/1505 Flip-flops with a single DSP. It takes 2.5x less LUT/flip-flops and 2x less DSP and BRAM with respect to the most compact version of Kyber [XL21]. A recent implementation of Kyber [HLLM24] shows an improvement in Kyber hardware at the cost of latency. Our design is ~5x times faster compared to [HLLM24] and consumes ~50% of area. A RISC-V-based softcore is used for Kyber implementation in [BUC19]. It offers flexibility and re-usability but has a significantly high area and latency overhead. Our design takes 40 – 60x less execution time with respect to [BUC19] while consuming almost 5x less hardware and 10x less BRAM. Ring-LWE-based CPA-secure lightweight schemes have been proposed in this context before in [PG13, EBSMB19]. However, our design still consumes at least approximately 2x less area while providing the CCA-security. In brief, this KEM, for the first time, shows a lightweight CCA-secure design that can be adopted easily in resource-constraint edge devices.

6 Conclusion and future work

In this work, we proposed a lightweight design of a PQ-secure KEM with practical security and efficiency. We have designed the scheme from scratch and provided an optimized implementation. Our design strategy involves optimizing the scheme’s parameters and other design elements with continuous feedback from the implementation. The final design results from multiple iterations and refinement of this process. The use of ASCON as a lightweight XOF to replace is also the first of its kind. Our immediate next plan is to design an ASIC of our PQ KEM and compare the results. Also, in the future, we would like to use the same strategies to design a lightweight digital signature scheme.

On another note, side-channel attack (SCA) protection is necessary for widely deployed algorithms. The implementation of Rudraksh is constant-time. Therefore, it is already timing side-channel attack (SCA) secure. One widely used provably secure countermeasure against other SCA is masking. We need some additional components for a masked version of Rudraksh, namely masked ASCON, masked CBD, arithmetic-to-Boolean (A2B), and Boolean-to-arithmetic (B2A) conversion algorithms [HKL²²]. ASCON is more side-channel resilient than other lightweight schemes, and the area overhead of SCA-protected ASCON with masking will be comparatively less than Keccak [DEMS12]. It will benefit our scheme, Rudraksh, by reducing the area cost of side-channel protection with masking. The cost of the area consump-
tion of masked CBD, A2B, and B2A will be approximately the same for Rudraksh and Kyber. Therefore, the overall area consumption of masked Rudraksh should be lower than Kyber. However, it needs formal and experimental verification, which we have left as future work.

Acknowledgements

This work was partially supported by Horizon 2020 ERC Advanced Grant (101020005 Belfort), CyberSecurity Research Flanders with reference number VR20192203, BE QCI: Belgian-QCI (3E230370) (see beqci.eu), and Intel Corporation. Archisman Ghosh is partially supported by Intel Corporation and NSF (CNS 17-19235).

References


[BMS\textsuperscript{+}06] Lejla Batina, Nele Mentens, Kazuo Sakiyama, Bart Preneel, and Ingrid Verbauwhede. Low-cost elliptic curve cryptography for wireless sensor networks. pages 6–17, 09 2006.


Jeff Tao. The key to intelligent connectivity in a world awash with IoT data? making decisions at the edge. *Forbes*.


Qingru Zeng, Quanxin Li, Baoze Zhao, Han Jiao, and Yihua Huang. Hardware design and implementation of post-quantum cryptography kyber. In *2022 IEEE High Performance Extreme Computing Conference (HPEC)*, pages 1–6, 2022.

