Dora: Processor Expressiveness is (Nearly) Free in Zero-Knowledge for RAM Programs

Aarushi Goel* Mathias Hall-Andersen† Gabriel Kaptchuk‡

Abstract

Existing protocols for proving the correct execution of a RAM program in zero-knowledge are plagued by a processor expressiveness tradeoff: supporting fewer instructions results in smaller processor circuits (which improves performance), but may result in more program execution steps because non-supported instruction must be emulated over multiple processor steps (which diminishes performance).

We present Dora, a concretely efficient zero-knowledge protocol for RAM programs that sidesteps this tension by making it (nearly) free to add additional instructions to the processor. The computational and communication complexity of proving each step of a computation in Dora, is constant in the number of supported instructions. Dora is also highly generic and only assumes the existence of linearly homomorphic commitments. We implement Dora and demonstrate that on commodity hardware it can prove the correct execution of a processor with thousands of instruction, each of which has thousands of gates, in just a few milliseconds per step.

*NTT Research aarushi.goel@ntt-research.com
†Galois and Aarhus University ma@cs.au.dk
‡Boston University and University of Maryland kaptchuk@bu.edu
## Contents

1 **Introduction** 3
   1.1 Our Contributions .................................................. 3
   1.2 Related Work ......................................................... 4

2 **Technical Overview** 5
   2.1 Background: Template for RAM Zero-knowledge ................. 5
   2.2 Zero-Knowledge Bag .................................................. 6
   2.3 Constructing Dora using ZKBag .................................... 7

3 **Preliminaries** 10
   3.1 Linearly Homomorphic Commitments ............................... 10
   3.2 Commit-and-Prove Zero-Knowledge ................................ 11
   3.3 Relaxed R1CS .......................................................... 12
   3.4 Commit-and-Prove ZK for R1CS .................................... 12
   3.5 Multi-Set Equality Proofs .......................................... 13

4 **Zero-Knowledge Bag** 14
   4.1 Defining ZKBag ........................................................ 14
   4.2 Realizing ZKBag ...................................................... 16

5 **Memory Consistency using ZKBag** 18

6 **Verifying Processor Execution using ZKBag** 20

7 **Dora: Zero-Knowledge for RAM Programs** 24

8 **Implementation and Evaluation** 26
   8.1 Processor Instruction Checks ....................................... 26
   8.2 Memory Checking ...................................................... 27

A **Comparison with Concurrent Work** 36
1 Introduction

Zero-knowledge proofs and arguments [GMR85, GMW86] empower a prover to convince the verifier that some public statement \( x \) is a member of an NP language \( \mathcal{L} \) without revealing anything beyond membership itself. A long line of work has demonstrated feasibility of practically efficient zero-knowledge systems [GS08, JKO13, GGPR13, BCC+16, Gro16, KKW18, BCR+19, WYKW21, KKW18, BBB+18, WYX+21, WYY+22, BBMHS22, YHKD22]. As a result, zero-knowledge proofs are now being regularly integrated as a key component of deployed systems [BCG+14, Zav20, se19]. However, most concretely efficient and deployed zero-knowledge proof systems are circuit zero-knowledge, i.e., they work with a circuit representation of the NP relation.

Zero-knowledge for RAM Programs. For many applications of zero-knowledge, RAM zero-knowledge—i.e., proving the correct execution of a public RAM program on some secret inputs—might be desirable. For instance, RAM program representation of relations may be more efficient than circuit representations (e.g., sorting) or the RAM program itself might be of special interest (e.g., the prover might want to demonstrate knowledge of a software exploit against the RAM program [HK20b, GHAH+23]). One straight-forward approach to RAM zero-knowledge, e.g. [HK20b], is to use a circuit compiler to transform a source code representation of a RAM program directly into a circuit capturing the same functionality, and then feed the resulting circuit to the prover of an existing circuit zero-knowledge system. This approach, however, introduces several inefficiencies: the resulting circuit must be input-independent, all loops must be unrolled for a fixed number of iterations, and all input-dependent conditional branches are part of the circuit description.

Instead, the state-of-the-art approach to RAM zero-knowledge [BCG+13, BCTV14b, BCTV14a, HK20a, HYDK21, HK21, FKL+21, dOTV22] relies on modeling a processor and memory access as circuits. To demonstrate that a step of the computation was executed correctly, the prover uses circuit zero-knowledge to prove that the new program state is an outcome of a valid state transition from the previous program state, where the transitions functions are determined by the processor’s instructions.

The Expressiveness Tradeoff. Designing an optimized processor circuit to use within RAM zero-knowledge requires grappling with an expressiveness tradeoff. It is natural to want a very small processor circuit with very few instructions, as the prover must "pay" for all the instructions in the processor in each step of the proof—even unused instructions. Indeed, minimizing processor size in this way has become standard practice; Ben-Sasson et al. [BCG+13, BCTV14b] introduced a processor called TinyRAM with only 29 instructions for this purpose, and recent works have created other processors with even fewer instructions [HK20a, HYDK21, FKL+21]. This approach, however, results in more steps of program execution—potentially negating the value of a smaller circuit—because instructions not included in the processor must be emulated over multiple processor steps. Finding the right balance between processor expressiveness (i.e., how many instructions it supports) and program length is a highly nuanced engineering problem and will depend on the specific RAM program being considered.

In this work, we propose a new approach to RAM zero-knowledge that avoids the expressiveness tradeoff altogether. Our work leverages the observation that the processor circuit has a very specific structure; namely, that it is a disjunction of the supported instructions. A sequence of recent works on disjunctive zero-knowledge [HK20b, BMRS21, GGHAK22b, KST22, KS22, GHAKS22, KS23] have shown that it is possible to design zero-knowledge protocols with prover complexity was executed only to the size of the largest clause in the disjunction. Within the context of RAM zero-knowledge, this would allow adding additional instructions to the processor circuit for free, thereby increasing expressiveness. Although some of these works have studied applying these techniques to RAM computations within the context of incrementally verifiable computation [KS22], adapting this intuition to achieve concretely efficient RAM zero-knowledge remains an open question.

1.1 Our Contributions

In our work, we present Dora, a concretely efficient zero-knowledge proof system for RAM programs. Dora provides a new way out of the expressiveness tradeoff, by supporting increased processor expressiveness for free (both in terms of computation and communication). Concretely, Dora has the following desirable attributes:

---

As discussed below, some recent work has shown how to avoid the communication costs associated with branching.
• Communication Complexity: The communication complexity of Dora is $O(t + \ell)$, where $t$ is the number of steps of the computation and $\ell$ is the number of instructions supported by the processor. Notably, the prover and verifier exchange a constant number elements to prove the correct execution of a step of the computation, no matter the number of instructions supported by the processor. Dora is the first protocol to have this asymptotic behavior.

• Computation Complexity: The computation complexity of Dora is also $O(t + \ell)$. Concretely, the verifier sends just a single field element in each step of the computation and the prover’s per-step computation depends only on the size of the instruction being executed in that step. Dora is the first protocol to have this asymptotic behavior.

• Generic Approach and Fiat-Shamir Friendly: Our approach carefully combines new techniques with insights from recent work on disjunctive zero-knowledge [HK20b, GGHAK22b, GHAKS22] and incrementally verifiable computation [KST22, KS22]. Dora only assumes the existence of a linearly homomorphic commitment scheme, the optimal choice for which can be selected based on the deployment considerations. For example, if Dora was deployed in an interactive setting, VOLE-based techniques [BCGI18, YWL+20, BMRS21, YSWW21, WYKW21, BBMH+21] can be used, whereas Pedersen commitments [Ped92] can be substituted when non-interactivity is desirable. If the commitment scheme is post-quantum secure, then Dora will also be post-quantum secure. Finally, the verifier in Dora is public coin, making it Fiat-Shamir friendly [FS87].

• Concretely Efficient: The techniques introduced in Dora are concretely efficient. We implement Dora and integrate it into the swanky [Gal19] framework. The marginal cost of proving an additional step of computation with Dora is on the order of milliseconds. For example, if each instruction has $2^9$ gates, then Dora, when run on commodity hardware, can prove correct execution of a program at >400 steps per second—no matter how expressive the processor instruction set.

To construct Dora, we introduce a new building block for construction zero-knowledge primitives called the zero-knowledge bag (or ZKBag), which is the heart of our approach to both proving execution of the processor circuit and ensuring that the prover accesses memory honestly. ZKBag is a construct that allows values to be inserted and removed, and ensures that (1) a prover can only remove values inserted in the ZKBag and that have not previously been removed, and (2) a verifier cannot learn a correspondence between an item inserted into the ZKBag and the removed value. This ZKBag primitive may be valuable—both conceptually and concretely—in constructing other protocols.

1.2 Related Work

Zero-knowledge for RAM programs emerged as a practical problem of interest following the work of Ben-Sasson et al. [BCGT13, BCG+13, BCTV14b, BCTV14a], which demonstrated that it was feasible to prove the correct execution of real RAM programs. As discussed more in Section 2.1, these works laid out the primary template from which we work. Recent works have demonstrated how to get better concrete performance, including the work of Heath et al. [HK20a, HYDK21, HK21], Franzese et al. [FKL+21] and Delpech de Saint Guilhem et al. [dOTV22]. These works have demonstrated concrete efficiency, but still must pay the cost of the full processor circuit in each step. Another common approach to proving correct execution of RAM programs is to “unroll” the program into an explicit circuit which can be prover with generic zero-knowledge techniques, eg. [CK18, YSWW21, WYKW21]. The demonstration that these approaches are efficient and scalable has led to studying new applications of zero-knowledge for RAM programs, eg. proofs that a program can be exploited [HK20b, GHAH+23, CHP+23].

In reducing the computation and communication complexity of executing one step of the processor to be independent of the number of instructions, we leverage the disjunctive structure of processors. Zero-knowledge that is optimized for disjunctions has been the focus of foundational work on zero-knowledge [CDS94, AOS02, GMY03] and a significant number of recent work [GK15, CPS+16, Kol18, HK20b, GGHAK22b, ACF21, BMRS21, GHAKS22]. Generally, these works exploit the observation that the prover knows which clause of the disjunction is satisfied, and therefore the work on the remaining clauses is “wasted.” This means that protocols can be designed, eg. [HK20b, GGHAK22b, ACF21, BMRS21], that have communication complexity the depends mostly on the size of the largest clause in the disjunctions (possibly with logarithmic overhead). Our work can be seen as developing specialized disjunctive zero-knowledge techniques that compose well with RAM access and have efficient computation time.
Incrementally Verifiable Computation. Our works builds on two recent results on building incrementally verifiable computation (IVC) from folding schemes, Nova [KST22] and SuperNova [KS22], which are a part of an emerging literature on concretely efficient IVC [BGH19, BCMS20, BDFG21, BCL+21]. In Nova [KST22], Kothapalli et al. show how to build a folding scheme for NP using a generalization of R1CS called Relaxed R1CS and show how it can be used to build IVC. Kothapalli and Setty then proposed SuperNova [KS22], an extension of Nova that supports non-uniform IVC for “free,” and discuss how to apply their techniques to verifying processor computations.

Zero-knowledge proofs for RAM program execution can be seen as a version of non-uniform IVC where the prover must also hide which instructions are applied to the state at each step of the computation, but also need not be fully succinct in the number of steps. Zero-knowledge is not a goal of SuperNova, and thus we require new techniques to leverage their approach into our setting. Additionally, SuperNova’s IVC reasons over the entire contents of memory, which is not concretely efficient; instead, we couple our zero-knowledge IVC with a separate protocol for managing memory consistency. Kothapalli and Setty have also recently introduced HyperNova [KS23], which aims to develop new folding schemes for NP that can be used to build more efficient IVC.

Other SNARKs. There are other prior works [WSR+15, ZGK+18, KPPS20, BBHR18, lib18, gen20, hod21, GPR21, MAGABMMT23, DXNT23, CGG+23] that focus on building concretely efficient zkSNARKs (zero-knowledge succinct non-interactive arguments of knowledge), where the prover cost grows only with the size of the program execution. For instance, Buffet [WSR+15], vRAM [ZGK+18], Mirage [KPPS20], MUX-Marlin [DXNT23] and Sublonk [CGG+23] that consider an “a la carte” cost profile for the provers where the prover cost for proving a step of computation grow only with the size of the circuit representing the instruction invoked on that step, i.e. independent of the number of branches. However, these schemes require a trusted common reference string setup and make use of expensive public-key operations. Works building on zkSTARKs [BBHR18, lib18, gen20, hod21, GPR21, MAGABMMT23] use a transparent (i.e. untrusted) setup and require the prover to only do work proportional to the execution trace. However, they require making a non-black box use of cryptographic hash functions. Similarly, commit and prove style SNARKs that [CFQ19, Lip16, CFH+15] that have similar prover computation times also make non-black box use of cryptographic commitments. Therefore, while all of these schemes have sublinear proof sizes, their prover computation times are significantly worse than those resulting from known techniques for zero-knowledge with non-sublinear sized proofs.

Concurrent Work. Two works, developed concurrently with our own, take aim at more efficient zero-knowledge random access memory [YH23] and proving statements with processor-like structures [YHH+23]. Our works provide different methods that arrive at similar concrete results. We include a best-effort comparison to these concurrent works in Appendix A.

2 Technical Overview

We now give an overview of the key techniques we use to construct Dora. We first recall the basic template to achieving zero-knowledge for RAM programs before proceeding to Dora itself.

2.1 Background: Template for RAM Zero-knowledge

As discussed earlier, while zero-knowledge has primarily been studied in the circuit model (i.e., where the relation for the NP language is represented as a circuit over a finite field), a significant line of work has studied how to achieve zero-knowledge for RAM programs [BCGT13, BCG+13, BCTV14b, HK20a, HYDK21, GHAH+23]. The key idea in these works is to bootstrap from circuit zero-knowledge to RAM zero-knowledge by representing the RAM machine on which the program should be evaluated as an explicit circuit. The prover can then use this circuit as a state transition function, and show (in zero-knowledge) that repeatedly applying this circuit $t$ times to some initial inputs, results in a desired final processor state.

More concretely, the prover and verifier represent the RAM machine using two components: (1) a processor circuit $C_{\text{proc}}$, and (2) a memory checker circuit $C_{\text{mem}}$. $C_{\text{proc}}$ takes as input, values fetched from memory and implements a set of valid instructions $I = \{I_1, \ldots, I_l\}$, one of which is evaluated over the inputs. For example, the $I_i$ might add
values, test values for equality, or modify the processor state to affect control flow etc. The result of this evaluation can then be stored back in memory. The memory checker circuit $C_{\text{mem}}$ enforces that memory is treated consistently—that is, when a value is read from a particular memory address, $C_{\text{mem}}$ checks to make sure that the value corresponds exactly to the last value written to that memory address.

Because most approaches to instantiating zero-knowledge for RAM program relies on this bootstrapping approach, the key determinant of efficiency is the size of the circuits required to implement the functionality $C_{\text{proc}}$ and $C_{\text{mem}}$.

- **Current Approaches to $C_{\text{proc}}$.** Prior work has emphasized the need for a small $C_{\text{proc}}$, at the expense of expressiveness. For example, Ben-Sasson et al. [BCG+13] describe a minimal $C_{\text{proc}}$ called TinyRAM, which contains 27 instruction that can be represented in $\leq 972$ gates. This is because the final circuit contains $t$ copies of $C_{\text{proc}}$, and $t$ can be very large. Thus, if a particular instruction $I_i$ is very rarely used (in an average program), the prover and verifier still pay for that instruction in each step of the program execution. It may be more efficient to instead emulate $I_i$ using a sequential series of other instructions, increasing the value of $t$. In practice, this emulation approach is conceptually efficient – executing a RAM program on a TinyRAM only increases $t$ by a multiplicative factor of 2-6x compared to x86, which contains hundreds of instructions.

- **Current Approaches to $C_{\text{mem}}$.** There are two primary approaches to checking the consistency of memory accesses discussed in prior works: (1) leverage an efficient oblivious RAM (ORAM) construction, or (2) use a permutation proof. In the former approach, the prover stores tuples of the form (address, value) within an ORAM (e.g. [MRS17]), which is either maintained by the verifier (if the proof will be executed interactively) or represented in a non-black box manner within $C_{\text{mem}}$. Since ORAM constructions hide access patterns and can guarantee consistency, the verifier can be confident that memory has been treated honestly without learning anything about the program execution. The other approach has the prover generate a memory trace of all reads and writes during program execution. The prover then permutes this trace to be sorted by address (tie-broken by timestamp), and $C_{\text{mem}}$ needs to only check that neighboring elements of the sorted trace are internally consistent. This later approach has been found to be more efficient in practice, and is thus the primary approach used in prior work focused on concrete efficiency [FKL+21, dOTV22, GHAH+23].

### 2.2 Zero-Knowledge Bag

The natural physical analogy of the zero-knowledge bag (ZKBag) is an opaque bag filled with identical envelopes: imagine the prover has an physical bag made of opaque material. Into this bag they can insert letters contained inside identical envelopes. Later, the prover can reach into the bag and remove one of the envelopes. Because the bag’s material is opaque and all of the objects are wrapped in identical-looking envelopes, an observer cannot tell when the wrapped letter was put into the bag, and which one has been retrieved. However, no letter can be retrieved if it was not previously inserted. To make these properties more explicit, a ZKBag provides the following (informal) guarantees:

1. **Unique Removal:** Once an element has been retrieved from the ZKBag, it cannot be retrieved again (unless, of course, it is re-inserted).
2. **Ordered Binding:** Every element that is retrieved from the bag is exactly one of the elements that was previously inserted into the ZKBag.
3. **Order Hiding:** The act of retrieving an element from the ZKBag reveals nothing about when that element was inserted.

Clearly, in order to realize the order hiding property, elements cannot be inserted into the ZKBag in the clear, or else a verifier could trivially link insertions and retrievals based on the value itself. Instead, we have the prover wrap the elements using commitments when inserting into ZKBag; when the verifier wants to remove a value, it creates a

---

2. Hardware architectures also have local memory, i.e., registers and program counter, within the processor circuit. For the purposes of this overview, we elide these low level details, but note that they can either be handled as state within the processor circuit or simply as a specially named memory region.

3. For simplicity, we do not yet make a distinction between the number of gates needed to compute the instructions and the number of gates needed to verify that a claimed evaluation is correct. In practice, we always mean the latter.
new fresh commitment to the value and convinces the verifier that the value therein corresponds to a value currently within the bag. This process should also remove the commitment from the bag, so that it cannot be retrieved again.

Looking ahead, ZKBag provides the right combination between binding and pattern hiding required to construct zero-knowledge for RAM programs. The relationship between ZKBag and memory consistency should be clear: writing to memory corresponds exactly to inserting a (address, value) tuple into a ZKBag, and reading from memory corresponds exactly to retrieving a (address, value) tuple from a ZKBag. We will also use a ZKBag to hold the instruction set \( \mathcal{I} \) for the processor, and have the prover pick out one instruction to be evaluated in each processor step (before reinserting it).

**Constructing a ZKBag.** It is clear to see that ZKBag is closely reminiscent of many existing cryptographic primitives.

If unique removal were not required, ZKBag could be realized directly with set membership proofs, a concretely efficient primitive that has been the subject of immense recent study (eg. [RST01, CCS08, BCF+21, GGHAK22a, CGT23]). To achieve unique removal, it is clear that some kind of oblivious revocation is required, a technique that has been used in multiple other contexts, eg. ZCash [MGGR13]. However, a set membership based approach will require that the statement for each retrieval grows as the protocol continues. Ideally, we want each insertion and retrieval to require a constant amount of communication and computation, as these interfaces will be called many (ie. \( O(t) \)) times.

To achieve constant overhead, we batch the checks required for ordered binding and unique removal across all insertions and retrievals, deferring the verification until the end of the protocol. In more detail, the prover and verifier maintain two lists of commitments: a list of insertions \( \mathcal{I} \) and a list of retrievals \( \mathcal{R} \). Each time the prover wants to insert a value \( v_i \) into the ZKBag, the verifier provides a uniformly random tag \( \text{tag}_i \) to the prover. The prover forms a hiding commitment \( \text{com}_{v_i} \) to \( v_i \) and the parties jointly form a public/non-hiding commitment \( \text{com}_{\text{tag}_i} \) to \( \text{tag}_i \) with shared randomness. Both parties add \( \text{com}_{\text{tag}_i}, \text{com}_{v_i} \) to their respective insertion list \( \mathcal{I} \). When retrieving a value \( v_j \) from the ZKBag, the prover recalls the tag \( \text{tag}_j \) generated during insertion, creates the hiding commitment tuple \( \text{com}_{\text{tag}_j}, \text{com}_{v_j} = \text{Com}(\text{tag}_j, \text{com}_{v_j}) \) using fresh randomness and both parties add \( \text{com}_{\text{tag}_j}, \text{com}_{v_j} \) to the their retrieval list \( \mathcal{R} \).

When the protocol ends, the prover retrieves any remaining values from the bag (i.e., it empties the bag) and gives a permutation proof demonstrating that there exists a permutation \( \phi \) such that \( \mathcal{I} = \phi(\mathcal{R}) \). It is easy to see that Read-only access to the ZKBag can be accomplished by removing a tuple \( \text{com}_{\text{tag}_i}, \text{com}_{v_i} \) from the bag and immediately re-inserting the same (non-rerandomized) value commitment with a freshly generated tag (ie. the tuple \( \text{com}_{\text{tag}_i}, \text{com}_{v_i} \)).

Intuitively, the use of hiding commitments provides the necessary order hiding property, and the tags provides both the ordered binding and unique removal properties. Specifically, a prover who wanted to remove an item that has not yet been inserted would need to predict the tag that the verifier would generate for that value in the future. Similarly, if an adversary removes the same value from the ZKBag twice, it must produce a second valid tag corresponding to the value. If the prover re-uses the same tag twice, there will be a mismatch in the tags in \( \mathcal{I} \) and \( \mathcal{R} \), and if it uses a new tag, it must predict a tag the verifier will generate in the future.

This construction is highly efficient. Each insertion and removal requires preparing and sending only two commitments. The batched check can be done with constant communication and linear computation using a Neff-style commit-and-prove style permutation proof [Nef01] (which we describe in Section 3.5).

### 2.3 Constructing Dora using ZKBag

In our work, we approach the problem of constructing efficient zero-knowledge for RAM programs at the protocol level, rather than trying to optimize the choice of circuits \( C_{\text{proc}} \) and \( C_{\text{mem}} \).

**Expressiveness Comes Free in Zero-Knowledge.** The result is Dora, a protocol for RAM zero-knowledge that transcends the seemingly inherent tradeoff between processor expressiveness (i.e. \( |\mathcal{I}| \)) and execution trace length (i.e.

---

4 We note that there is a recent line of work showing the set membership—and disjunctive zero-knowledge more generally—can be achieved with very low overhead as the statement size grows. While it may be possible to construct ZKBag from these primitives, we instead pursue another approach discussed below.
t) altogether, and instead shows that processor expressiveness can come (nearly) free\(^5\)—both in terms of computation and communication.

As with prior attempts, Dora can be decomposed into a memory component and a processor instruction handling component, each of which we realize with ZKBag. Before describing the techniques that we use in Dora, we briefly recall our efficiency goals for each component:

- **Efficiency Goals for Memory Component:** During each step of execution, the prover will fetch (1) the value stored at the address indicated by the program counter, and (2) fetch a single value from memory and write a single value to memory, as either (or both) might be necessary for the next instruction. We require that the computation and communication complexity of each fetch and write must be constant.

- **Efficiency Goals for Processor Instruction Component:** During each step of execution, the prover will evaluate a single instruction on the processor state, where the instruction is determined by the value fetched in (1) above. We require that the communication and computation complexity of each step of execution is independent of the number of instructions in the instruction set \(I\).

We now discuss how to achieve both of our goals using ZKBag.

**Handling Memory in Dora using ZKBag.** As noted above, handling memory access with ZKBag is straightforward, as ZKBag’s properties are virtually identical to those required for memory consistency. The prover and the verifier begin by initializing the memory space by inserting public tuples \((a.sc, d.sc, s.sc, e.sc, s.sc, v.sc, a.sc, l.sc, u.sc, e.sc)\) into ZKBag for every address in the memory space, including the program code and the rest of the initial memory state (e.g. the initial stack and heap) of the execution.

When proving a step of the computation, the prover interacts with the memory store three times\(^6\):

1. The prover begins by reading the next instruction from memory and loading it into the processor state. This is a read-only operation, which the prover achieves by removing and re-inserting the same value (i.e. the same commitment).

2. The prover also reads a value from memory into the processor state in case the instruction that will be run in the next instruction needs to read memory (e.g. for a \texttt{LOAD} instruction). Just as above, this read is read-only. Note that the prover must always perform this read in every step of the computation in order to hide any witness-dependent read patterns.

3. Finally, the prover performs an update to one address in memory in case the instruction run in that step is a \texttt{STORE} instruction. This write instruction requires removing an element from the ZKBag and then rewriting to the same address with a new value from the processor state.\(^7\) If the instruction does not require performing a write instruction, the prover can simply rewrite the initial value leaving memory functionally unchanged.

Soundness follows directly from the unique removal and ordered binding properties of the ZKBag (discussed above), as these properties guarantee that the verifier knows that each values read from memory must be “current.” Zero-knowledge relies on the order hiding property to hide the memory addresses being manipulated.

Using this protocol, the total complexity of managing memory in Dora is only three tuple insertions and three tuple removals per step of the computation, but this can be reduced because the prover does not need to resend the same commitments multiple times.

**Handling Processor Instructions in Dora using ZKBag.** During each step of processor execution, the prover needs to convince the verifier that a processor state \(st_{t+1}\) is the result of applying one of the instructions in the instruction set to the previous processor state \(st_t\), without revealing which instruction was applied. We begin by giving a baseline approach for achieving our goal before proceeding to optimize the approach to improve concrete performance.

---

\(^5\)In particular, we do not need to pay the cost of processor expressiveness at each step of the processor execution.

\(^6\)We assume that the processor here has a simple load store architecture and all instructions in the instruction set read and write at most a single value. In more complex architectures (e.g. architectures that support indirect loads) additional interactions with memory may be necessary. Extending the protocol to support such instructions is trivial.

\(^7\)Ensuring that the read and write are to the same memory location can be easily ensured by reusing the address commitment retrieved during the removal.
that will be executed and prepares a new instance for the current instruction using the committed processor state. During each step of the computation, the prover retrieves the instance corresponding to the instruction that will be executed and prepares a new instance for the current instruction using the committed processor state and the values retrieved from memory. The prover then folds the state of the accumulator with the newly prepared

Baseline Approach. A straightforward approach would be to use a set membership proof; the prover could generate a commitment to the executed instruction and then provide a proof that the contents of the commitment are a valid instruction. This commitment can then be added to the statement for another zero-knowledge proof that demonstrates the transition from $s_{t_i}$ to $s_{t_{i+1}}$. This approach, while intuitive, has two primary downfalls:

1. While there has been a tremendous amount of work on set membership proofs, state-of-the-art protocols have a logarithmic size in the number of elements in the set and a linear computation complexity in the size of the set [GGHAK22a, GGHAK22b]. While in practice it might be acceptable to tolerate the communication overhead, linear computation complexity may be unreasonable for large instruction sets. Moreover, our aim in this work is to achieve constant overhead—both in terms of communication and computation. While SNARKs might be a way to achieve our goals for the verifier, given SNARK’s succinctness and constant-time verification, there is not an obvious way to use this set membership approach to get constant overhead for the prover.

2. Given a commitment to the step’s instruction $I$, the prover must then prove that $s_{t_{i+1}}$ is the result of applying $I$ to $s_{t_i}$. Doing this efficiently is non-trivial, as the statement of interest is in committed form. A very natural approach to would be to combine non-black box use of the commitment scheme and universal circuits (ie. prove that $I$ is in the commitment and that $U(I, s_{t_i}) = s_{t_{i+1}}$, where $U$ is a universal circuit of the appropriate size), and then prove the resulting statement using generic, circuit zero-knowledge. Unfortunately, both non-black box use of cryptography and universal circuits tend to be highly inefficient, making this approach unattractive. It might be possible to design very specific zero-knowledge proofs that naturally interoperate the chosen commitment scheme to avoid the non-black box use of cryptography, but this approach would reduce the flexibility and modularity of our construction.

As such, the seemingly natural approach to handling processor instruction in Dora appears to be unfruitful. Instead, we investigate how ZKBag could be used to design a more efficient approach. As already demonstrated with memory management, ZKBag provides a highly efficient (ie. constant overhead) way to obliviously select elements from a set. As such, it seems natural to substitute the set-membership proof in the above template with ZKBag, resolving problem (1). However, using ZKBag in this way does nothing to resolve problem (2). As such, we require a slightly more nuanced approach to using ZKBag in order to achieve our result.

Combining ZKBag and Relaxed R1CS to Achieve Constant Overhead. Rather than store instructions in a ZKBag, we build on an approach from prior works on IVCs [KST22, KS22] and store a set of accumulators in the ZKBag—one accumulator for each instruction in the instruction set. Executing a step of the processor involves obliviously retrieving the appropriate accumulator from the ZKBag and updating it. The intuition behind this approach is to use these accumulators to iteratively update NP statements at each step, such that the prover can simultaneously verify the final accumulated set of $|I|$ statements at the end of the protocol. These accumulators are carefully designed such that the prover’s knowledge of a valid witness at the end of the protocol for each accumulated statement demonstrates that each step was correctly executed. The benefit of this approach is that the computationally expensive zero-knowledge proofs can be deferred until the end of the protocol, requiring only a single zero-knowledge proof for each instruction rather than for each step. This further improves the concrete complexity of Dora.

To instantiate these accumulators, we leverage Relaxed R1CS folding, an approach described by [KST22]. Relaxed R1CS is a natural extension to standard R1CS such that there can be additional error terms. A typical R1CS relation is satisfied if there exists a witness $\vec{w}$ such that $A \cdot \vec{z} \circ B \cdot \vec{z} = C \cdot \vec{z}$, where $\vec{z} = \vec{w} \parallel \vec{x}$. A relaxed R1CS relation injects two additional error parameters, $u \in \mathbb{F}$ and $\vec{e} \in \mathbb{F}^m$, and is satisfied if there exists a $\vec{z} = \vec{x} \parallel \vec{w} \parallel u$ such that $(A \cdot \vec{z}) \circ (B \cdot \vec{z}) = u \cdot (C \cdot \vec{z}) + \vec{e}$. The power of relaxed R1CS is that it permits folding: given a fixed relation $A$, $B$, $C$, and two instances $(\vec{x}_1, u_1, \vec{e}_1)$ and $(\vec{x}_2, u_2, \vec{e}_2)$, it is possible to combine the two into a new instance $(\vec{x}, u, \vec{e})$ for the same relation $A$, $B$, $C$. Importantly, a prover can only satisfy the new instance $(\vec{x}, u, \vec{e})$ if they had valid witnesses $\vec{w}_1, \vec{w}_2$ to the initial instances (except with negligible probability). We defer the details of this folding procedure to Section 3.3.

Dora leverages this R1CS folding technique as follows: the prover and verifier initialize a ZKBag and (publicly) insert a relaxed R1CS instance (as defined by $\vec{e}$ and $\vec{z}$) for each instruction into the ZKBag that will be used as an accumulator. During each step of the computation, the prover retrieves the instance corresponding to the instruction that will be executed and prepares a new instance for the current instruction using the committed processor state and the values retrieved from memory. The prover then folds the state of the accumulator with the newly prepared
instance, locally updating the witness required to satisfy the combined instance. The prover then inserts the combined instance back into the ZKBag and is ready to continue to the next step. Once all the steps have been run, the prover removes the instance for each instruction from the ZKBag and opens them to the verifier. The prover and verifier then engage in a generic zero-knowledge proof for the final relaxed R1CS instances, allowing the prover to demonstrate that they have a witness that satisfies each. We note that there are several low-level details we have omitted in this description for clarity (e.g., the final instances must be randomized to satisfy zero-knowledge).

**Putting It All Together.** Dora is realized by combining the techniques described above for memory management and proving the correctness of instruction executions. In each step, the prover retrieves the appropriate values from memory and adds them to the (committed) processor state. The prover then uses the processor state to construct a relaxed R1CS instance that would prove correct execution of the instruction and folds it into the accumulator for the instruction executed in that step. Finally, the prover updates a memory location to emulate a store instruction. Once all of the steps have been completed, the prover opens all the accumulators and proves that it has a witness to each one.

Dora is highly efficient. Each step of the computation requires performing a small number of ZKBag operations, each of which has constant overhead. Looking ahead, we benchmark Dora in Section 8 and show that even on massive circuits (thousands of branches with thousands of gates each), proving each step of the RAM program takes only milliseconds.

### 3 Preliminaries

In this section, we recall some preliminary definitions. In Section 3.1, we present a definition of linearly homomorphic commitments. In Section 3.2, we recall the definition of a commit-and-prove zero-knowledge protocol. In Section 3.3, we provide a formal overview of relaxed R1CS [KST22]. In Section 3.4, we recall a construction of commit-and-prove ZK for R1CS (implicit in [KST22]). Finally, in Section 3.5 we recall the construction of Neff-style [Nef01] multi-set equality proofs.

**Notation.** Let \( t \) be the number of steps in the program trace, \( \ell \) be the number of instructions in the processor circuit, \( m \) be the number of addresses in memory.

#### 3.1 Linearly Homomorphic Commitments

Our construction makes use of a standard linearly homomorphic commitment primitive, which we define below. We intentionally give a general enough definition of this primitive that can capture both interactive instantiations (eg. VOLE-based [BMRS21]) and non-interactive instantiations (eg. Pedersen [Ped92]).

**Definition 1 (Linearly Homomorphic Commitments).** Linearly homomorphic commitments comprise of a tuple of four interactive protocols \( \pi^{\text{LCom}} = (\pi^{\text{Setup}}, \pi^{\text{Commit}}, \pi^{\text{Open}}, \pi^{\text{Comb}}) \) between a Sender \( \text{Sen} \) and receiver \( \text{Rec} \) and a PPT algorithm \( \text{Equiv}^{\text{LCom}} \) defined as follows:

- \( ((\text{pp, skey}), (\text{pp, rkey})) \leftarrow \pi^{\text{LCom}}_{\text{Setup}} \): The setup protocol generates any needed public parameters \( \text{pp} \), a sender key \( \text{skey} \) as output for the sender and a receiver key \( \text{rkey} \) as output for the receiver.

- \( ((\text{com, op}), (\text{com})) \leftarrow \pi^{\text{LCom}}_{\text{Commit}} \): The commit protocol takes the value \( \text{val} \) to be committed as input from the sender and outputs a commitment \( \text{com} \) to both the sender and the receiver. It additionally outputs \( \text{op} \) to the sender.

- \( ((b), (\text{val}')) \leftarrow \pi^{\text{LCom}}_{\text{Open}} \): Both the sender and receiver invoke the opening protocol using a commitment \( \text{com} \) as input. The sender additionally inputs a value \( \text{val} \) committed inside this commitment and the associated opening information \( \text{op} \). This protocol outputs a value \( \text{val}' \in \{\text{val}, \perp\} \) to the receiver and a bit \( b \in \{0, 1\} \) to the sender indicating whether or not \( \text{val}' = ? \) = \( \text{val} \).

- \( ((\text{com}, \text{op}), (\text{com})) \leftarrow \pi^{\text{LCom}}_{\text{Comb}} \): The linear combination protocol takes \( (\text{pp, skey}, f_{\text{lin}}, \text{com}_1, \text{op}_1, \text{com}_2, \text{op}_2) \) as input from the sender and \( (\text{pp, rkey}, f_{\text{lin}}, \text{com}_1, \text{com}_2) \) as input from the receiver. It computes the function \( f_{\text{lin}} \) on \( \text{com}_1 \) and \( \text{com}_2 \) and outputs the resulting new commitment \( \text{com} \) and its corresponding opening information \( \text{op} \).
• \( \text{op} \leftarrow \text{Equiv}^{\text{LCom}}(\text{pp}, \text{rkey}, \text{com}, \text{val}) \): The equivocation algorithm and outputs the new opening information \( \text{op} \) corresponding to \( \text{com} \) and \( \text{val} \).

We require that the commitment scheme satisfies hiding, in the standard way. For binding, we assume that the commitment scheme has an extractor that can extract the value within a commitment. In addition to these standard properties, we assume that the \( \pi^{\text{LCom}} \) algorithm allows the sender and receiver to perform linear operations over commitments and we assume that the receiver can always equivocate. Formally, these properties are defined as follows:

1. **Hiding**: Let \( ((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \leftarrow \pi^{\text{LCom}}_{\text{Setup}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda))) \) be an honest execution of the setup protocol. For any \( \text{val}_1, \text{val}_2 \in \mathcal{V} \), the view of \( \text{Rec} \) remains computationally indistinguishable in the following two executions:
   \[
   \begin{align*}
   \pi^{\text{LCom}}_{\text{Commit}}(\text{Sen}(\text{pp}, \text{skey}, \text{val}_1), \text{Rec}(\text{pp}, \text{rkey})) \\
   \pi^{\text{LCom}}_{\text{Commit}}(\text{Sen}(\text{pp}, \text{skey}, \text{val}_2), \text{Rec}(\text{pp}, \text{rkey}))
   \end{align*}
   \]

2. **Equivocation**: Let \( ((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \leftarrow \pi^{\text{LCom}}_{\text{Setup}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda))) \) be an honest execution of the setup protocol. The following holds for all \( \text{val} \in \mathcal{V} \) and every honest execution of the commit protocol \( ((\text{com}, \text{op}), (\text{com})) \leftarrow \pi^{\text{LCom}}_{\text{Commit}}((\text{Sen}(\text{pp}, \text{skey}, \text{val}), \text{Rec}(\text{pp}, \text{rkey}))): \)
   \[
   \begin{align*}
   \Pr[\{(\text{val}') \leftarrow \pi^{\text{LCom}}_{\text{Open}}(\text{Sen}(\text{pp}, \text{skey}, \text{com}, \text{op}', \text{val}), \text{Rec}(\text{pp}, \text{rkey}, \text{com}))\} \geq 1 - \neg(\lambda)]
   \end{align*}
   \]

3. **Linear Homorphism**: Let \( ((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \leftarrow \pi^{\text{LCom}}_{\text{Setup}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda))) \) be an honest execution of the setup protocol. The following holds for all \( \text{val}_1, \text{val}_2 \in \mathcal{V} \), every linear function \( f_{\text{lin}} : \mathcal{V} \times \mathcal{V} \rightarrow \mathcal{V} \) and all honest executions of the commit protocol \( (\forall i \in [2]) ((\text{com}_i, \text{op}_i), (\text{com}_i)) \leftarrow \pi^{\text{LCom}}_{\text{Commit}}((\text{Sen}(\text{pp}, \text{skey}, \text{val}_i), \text{Rec}(\text{pp}, \text{rkey})): \)
   \[
   \begin{align*}
   \begin{aligned}
   &((\text{com}, \text{op}), (\text{com})) \leftarrow \pi^{\text{LCom}}_{\text{Comb}}((\text{Sen}(\text{pp}, \text{skey}, f_{\text{lin}}, \text{com}_1, \text{op}_1, \text{com}_2, \text{op}_2), \text{Rec}(\text{pp}, \text{rkey}, f_{\text{lin}}, \text{com}_1, \text{com}_2)), \\
   &\text{then for an honest sender and receiver}, \\
   &\Pr[\{(1), (f_{\text{lin}}(\text{val}_1, \text{val}_2))\} \leftarrow \pi^{\text{LCom}}_{\text{Open}}(\text{Sen}(\text{pp}, \text{skey}, \text{com}, \text{op}, f_{\text{lin}}(\text{val}_1, \text{val}_2), \text{Rec}(\text{pp}, \text{rkey}, \text{com}))) \geq 1 - \neg(\lambda)]
   \end{aligned}
   \end{align*}
   \]

4. **Binding/Extraction**: Let \( ((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \leftarrow \pi^{\text{LCom}}_{\text{Setup}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda))) \) be an honest execution of the setup protocol. There exists an extractor \( E \), such that for any PPT adversary \( A \) and for any \( \text{com} \) such that \( ((\cdot), (\cdot)) \leftarrow \pi^{\text{LCom}}_{\text{Commit}}(A(\text{pp}, \text{skey}, \cdot), \text{Rec}(\text{pp}, \text{rkey})), \) then \( \{\text{val} \} \leftarrow c^{\text{Open}}(A)(\text{pp}) \) such that for any honest receiver and \( \text{val} \neq \text{val}' \neq \bot \), it holds that
   \[
   \begin{align*}
   \Pr[\{(\cdot), (\text{val}')\} \leftarrow \pi^{\text{LCom}}_{\text{Open}}(A(\text{pp}, \text{skey}, \text{com}, \cdot), \text{Rec}(\text{pp}, \text{rkey}, \text{com}))] \leq \neg(\lambda)
   \end{align*}
   \]

**Short-Hand Notation.** For simplicity, we use the notation \( [\text{val}] \) denotes a commitment to some value \( \overrightarrow{\text{val}} \). We often abuse notation and use \( \overrightarrow{\text{com}} \) to denote a linearly homomorphic commitment to a vector of elements in \( \overrightarrow{\text{v}} \in \mathbb{F}^* \). We use linear arithmetic operations as a short-hand for \( \pi^{\text{LCom}} \), e.g., \( \overrightarrow{\text{val}} = c_1 \cdot [\text{val}] + [\text{val}_2] \), where \( c_1 \) is some public value. Finally, we remark that the by default, the above definition of \( \pi^{\text{LCom}} \) is presented for private commitments, i.e., it only takes the value to be committed as input from the sender. However, it can easily be adapted for any honest receiver and receiver to have access to the value being committed. It that case, we assume in addition to taking \( \text{val} \) as input from both parties, \( \pi^{\text{LCom}}_{\text{Commit}} \) is run on shared randomness between the sender and receiver.

**3.2 Commit-and-Prove Zero-Knowledge**

Both our final construction Dora and our subprotocol for handling processor instructions are custom-designed commit-and-prove style zero-knowledge for specific languages. In this section, we recall the definition of this primitive. We assume that the commitments in this definition were computed using linearly homomorphic commitments defined in Section 3.1.
Definition 2 (LinCom-Based Commit-and-Prove ZK). LinCom-based commit-and-prove zero-knowledge proof system for an NP-relation \( \mathcal{R} \), comprises of a tuple of 3 interactive protocols \((\pi_{\text{Setup}}, \pi_{\text{Proof}}, \pi_{\text{Verify}})\) between the sender and receiver defined as follows:

- \(( (\text{pp}, \text{skey}), (\text{pp}, \text{rkey}) ) \leftarrow \pi_{\text{Setup}} \): The setup protocol generates any needed public parameters pp, a sender key skey as output for the sender/prover and a receiver key rkey as output for the receiver/verifier.
- \(( (\text{Proof}_{ZK}, \text{st}), (\text{Proof}_{ZK}) ) \leftarrow \pi_{\text{Prove}} \): The prove protocol takes as input \((\text{pp}, \text{skey}, \vec{x}, \text{com}, \vec{op}, \vec{w})\) from the sender/prover and \((\text{pp}, \text{rkey}, \vec{x}', [\vec{w}])\) from the receiver/verifier. It outputs a proof \(\text{Proof}_{ZK} \) that allows the prover/sender to convince the receiver/verifier that it knows \(\vec{w}, \vec{op}\) such that they are a valid opening for \([\vec{w}]\) and \(\vec{w}'\) is a valid witness for statement \(\vec{x}'\). This protocol may additionally output some secret state \(\text{st}\) for the sender/prover.
- \(( (b), (b) ) \leftarrow \pi_{\text{Verify}} \): The verify protocol takes as input \((\text{pp}, \text{skey}, \text{Proof}_{ZK}, \text{st}, \vec{x}')\) from the sender/prover and \((\text{pp}, \text{rkey}, \text{Proof}_{ZK}, \vec{x}')\) from the receiver/verifier and outputs a bit \(b \in \{0, 1\}\), based on whether or not the proof \(\text{Proof}_{ZK}\) verifies.

We require the above protocols to satisfy the standard notions of correctness, zero-knowledge and knowledge soundness.

3.3 Relaxed R1CS

In this work, we use Relaxed R1CS, a generalization of R1CS introduced by Kothapalli, Setty and Tziella [KST22]:

Definition 3 (Relaxed R1CS, [KST22]). A relaxed R1CS (Rank-1 Constraint System) [KST22] is defined by three matrices \(A, B, C \in \mathbb{F}^{m \times n}\). A witness \(w\) satisfies an instance \((\vec{e}, \vec{x}, u)\) if and only if the “extended witness” \(\vec{w} = \vec{e} \parallel \vec{x} \parallel u \in \mathbb{F}^m\) satisfies: \((A \cdot \vec{z}) \circ (B \cdot \vec{z}) = u \cdot (C \cdot \vec{z}) + \vec{e}\). For ease of notation, refer to Relaxed R1CS instances by their extended witness \(\vec{z}\) and error term \(\vec{e}\), which in turn defines \(\vec{w}, \vec{x}, u\).

One valuable feature of Relaxed R1CS instances, as noted by [KST22], is that they can be “folded.” That is, given two Relaxed R1CS instances \((\vec{z}_1, \vec{e}_1)\) and \((\vec{z}_2, \vec{e}_2)\) and a randomly sampled \(r \in \mathbb{F}\), we can define a new instance \((\vec{z}, \vec{e})\) as:

\[
\vec{e} = \vec{e}_1 + r \cdot \vec{T} + r^2 \cdot \vec{e}_2, \quad u = u_1 + r \cdot u_2 \quad \vec{z} = \vec{z}_1 + r \cdot \vec{z}_2
\]

where

\[
\vec{T} = A \cdot \vec{z}_1 \circ B \cdot \vec{z}_2 + A \cdot \vec{z}_2 \circ B \cdot \vec{z}_1 - u_1 \cdot C \cdot \vec{z}_2 - u_2 \cdot C \cdot \vec{z}_1
\]

Importantly, this folding process is sound, in that if either \((\vec{z}_1, \vec{e}_1)\) or \((\vec{z}_2, \vec{e}_2)\) are not satisfied, then \((\vec{z}, \vec{e})\) is also unsatisfied with high probability (over the choice of \(r\)).

An additional fact about the folding scheme above (not directly used in Nova [KST22]) is that the folding only depends on the dimensions of \(A, B\) and \(C\). This means that we can have the verifier “fold” two committed instances pairs without revealing the relation these instances belong. This will be crucial as we will be executing the folder “obliviously,” in that only the prover will know which instance is being considered.

Remark (R1CS is a Special Case of Relaxed R1CS). Note that regular R1CS is captured as the special case of Definition 3 where \(\vec{e} = 0 \in \mathbb{F}^m\) and \(u = 1\). Throughout the section, to simplify notation, we will refer to relaxed R1CS instances by their error term \(\vec{e} \in \mathbb{F}^m\) and extended witness \(\vec{z} \in \mathbb{F}^m\), which define \(\vec{w}, \vec{x}, u\).

3.4 Commit-and-Prove ZK for R1CS

Next, we recall a simple \(\Sigma\)-protocol for R1CS-satisfiability. This protocol is derived directly from the Nova [KST22] IVC scheme. This protocol satisfies all the properties that we need from a commit and prove zero-knowledge protocol defined in Section 3.2. Let \((A, B, C)\) be an R1CS instance. Given a commitment \([\vec{z}]\), computed using a linearly homomorphic commitment (see Section 3.1), the prover wants to convince the verifier that the value \(\vec{z}' = [\vec{w}]\) committed inside this commitment is a valid extended witness for \((A, B, C)\). The setup algorithm \(\pi^{ZK}_{\text{Setup}}\) of this proof system is the same as the setup of the above linearly homomorphic commitment scheme. We now describe the \(\pi^{ZK}_{\text{Prove}}\) and \(\pi^{ZK}_{\text{Verify}}\) protocols.
3.5 Multi-Set Equality Proofs

In our construction of ZKBag, we leverage an efficient set equality proof (also referred to as a permutation proof). In our concrete instantiation of Dora, we use the simple Bayer-Groth style proof. To the best of our knowledge, this construction was first documented in [Nef01] and has subsequently been independently discovered in many works [BG12, FKL+21]. Given 2 sets of commitments, $S_1 = ([\overrightarrow{a}_1], \ldots, [\overrightarrow{a}_k])$ and $S_2 = ([\overrightarrow{b}_1], \ldots, [\overrightarrow{b}_k])$, the multi-set equality proof can be viewed as a commit-and-prove zero-knowledge protocol (say $(\pi_{\text{Setup}}^{\text{ZKM}^{\text{MultiSet}}}, \pi_{\text{Prove}}^{\text{ZKM}^{\text{MultiSet}}}, \pi_{\text{Verify}}^{\text{ZKM}^{\text{MultiSet}}})$) for the following relation: there exists a permutation $p$, such that $p([\overrightarrow{a}_1], \ldots, [\overrightarrow{a}_k]) = [\overrightarrow{b}_1], \ldots, [\overrightarrow{b}_k]$. We now recall this well-known Bayer-Groth style [BG12] shuffle proof. We assume that all commitments were computed using linearly homomorphic commitments from Section 3.1. This is the only component in our construction that (black-box) relies on a general proof system – let $(\pi_{\text{Setup}}^{\text{ZK}}, \pi_{\text{Prove}}^{\text{ZK}}, \pi_{\text{Verify}}^{\text{ZK}})$ be the commit and prove zero-knowledge protocol for general R1CS satisfiability from Section 3.4. The setup algorithm $\pi_{\text{Setup}}^{\text{ZKM}^{\text{MultiSet}}}$ of this proof system is the same as the setup of the above linearly homomorphic commitment scheme. We now describe the $\pi_{\text{Prove}}^{\text{ZKM}^{\text{MultiSet}}}$ and $\pi_{\text{Verify}}^{\text{ZKM}^{\text{MultiSet}}}$ protocols.

- Verifier samples random field elements $u, v \leftarrow \mathbb{F}$, and sends them to the prover.
- For each $i \in [k]$, both the prover and verifier use $\pi_{\text{Comb}}^{\text{ZK}}$ to compute
  \[
  [\alpha_i] = \left( (1, u^2, \ldots, u^{k-1}), [\overrightarrow{a}_i] \right)
  \]
  \[
  [\beta_i] = \left( (1, u^2, \ldots, u^{k-1}), [\overrightarrow{b}_i] \right)
  \]
- Finally, the prover uses $(\pi_{\text{Setup}}^{\text{ZK}}, \pi_{\text{Prove}}^{\text{ZK}}, \pi_{\text{Verify}}^{\text{ZK}})$ to convince the verifier that $\prod_{i \in [k]} (v - [\alpha_i]) = \prod_{i \in [k]} (v - [\beta_i])$. 

• Prover samples a random satisfied relaxed R1CS instance as follows:
  - Sample $\overrightarrow{z}_0 \leftarrow \mathbb{F}^m$ and parse $\overrightarrow{z}_0 = \overrightarrow{w}_0 || \overrightarrow{x}_0 || u_0$.
  - Set $\overrightarrow{L} \leftarrow (A \cdot \overrightarrow{z}_0) \circ (B \cdot \overrightarrow{z}_0), \overrightarrow{R} \leftarrow u_0 \cdot (C \cdot \overrightarrow{z}_0)$ and $\overrightarrow{e}_0 \leftarrow \overrightarrow{L} - \overrightarrow{R}$
• Prover then computes the cross terms:
  \[
  \overrightarrow{r}_1 \leftarrow A \cdot \overrightarrow{z} \circ B_1 \cdot \overrightarrow{z}_0 + A \cdot \overrightarrow{z}_0 \circ B_1 \cdot \overrightarrow{z}
  \]
  \[
  \overrightarrow{r}_2 \leftarrow u_0 \cdot C \cdot \overrightarrow{z}_0 + u_0 \cdot C \cdot \overrightarrow{z}
  \]
  \[
  \overrightarrow{f}_3 \leftarrow \overrightarrow{r}_1 - \overrightarrow{r}_2
  \]
• Prover and verifier use $\pi_{\text{Com}^{\text{ZK}}}$ to compute commitment-opening pairs $([T]_0, [op_T]), ([T])_0, [op_{o_0}]$ and $([z_0], [op_{z_0}])$.
• The verifier then samples and sends $r \leftarrow \mathbb{F}$.
• Prover uses $\pi_{\text{Comb}}^{\text{ZK}} \cdot \pi_{\text{Open}}^{\text{ZK}}$ to open the following linear combinations of the two instances:
  - Let $\overrightarrow{e}$ be the opened value associated with the commitment ($r \cdot [\overrightarrow{f}_3] + i^2 \cdot [\overrightarrow{e}_0]$)
  - Let $\overrightarrow{z}'$ be the opened value associated with the commitment ($\overrightarrow{z} + r \cdot \overrightarrow{z}_0$)
• Finally, if the above openings are valid, the verifier checks: $(A \cdot \overrightarrow{z}') \circ (B \cdot \overrightarrow{z}') = ? = u' \cdot C \cdot \overrightarrow{z}' + \overrightarrow{e}'$, where $u' = u + r \cdot u_0$. 

3.5 Multi-Set Equality Proofs

In our construction of ZKBag, we leverage an efficient set equality proof (also referred to as a permutation proof). In our concrete instantiation of Dora, we use the simple Bayer-Groth style proof. To the best of our knowledge, this construction was first documented in [Nef01] and has subsequently been independently discovered in many works [BG12, FKL+21]. Given 2 sets of commitments, $S_1 = ([\overrightarrow{a}_1], \ldots, [\overrightarrow{a}_k])$ and $S_2 = ([\overrightarrow{b}_1], \ldots, [\overrightarrow{b}_k])$, the multi-set equality proof can be viewed as a commit-and-prove zero-knowledge protocol (say $(\pi_{\text{Setup}}^{\text{ZKM}^{\text{MultiSet}}}, \pi_{\text{Prove}}^{\text{ZKM}^{\text{MultiSet}}}, \pi_{\text{Verify}}^{\text{ZKM}^{\text{MultiSet}}})$) for the following relation: there exists a permutation $p$, such that $p([\overrightarrow{a}_1], \ldots, [\overrightarrow{a}_k]) = [\overrightarrow{b}_1], \ldots, [\overrightarrow{b}_k]$. We now recall this well-known Bayer-Groth style [BG12] shuffle proof. We assume that all commitments were computed using linearly homomorphic commitments from Section 3.1. This is the only component in our construction that (black-box) relies on a general proof system – let $(\pi_{\text{Setup}}^{\text{ZK}}, \pi_{\text{Prove}}^{\text{ZK}}, \pi_{\text{Verify}}^{\text{ZK}})$ be the commit and prove zero-knowledge protocol for general R1CS satisfiability from Section 3.4. The setup algorithm $\pi_{\text{Setup}}^{\text{ZKM}^{\text{MultiSet}}}$ of this proof system is the same as the setup of the above linearly homomorphic commitment scheme. We now describe the $\pi_{\text{Prove}}^{\text{ZKM}^{\text{MultiSet}}}$ and $\pi_{\text{Verify}}^{\text{ZKM}^{\text{MultiSet}}}$ protocols.

- Verifier samples random field elements $u, v \leftarrow \mathbb{F}$, and sends them to the prover.
- For each $i \in [k]$, both the prover and verifier use $\pi_{\text{Comb}}^{\text{ZK}}$ to compute
  \[
  [\alpha_i] = \left( (1, u^2, \ldots, u^{k-1}), [\overrightarrow{a}_i] \right)
  \]
  \[
  [\beta_i] = \left( (1, u^2, \ldots, u^{k-1}), [\overrightarrow{b}_i] \right)
  \]
- Finally, the prover uses $(\pi_{\text{Setup}}^{\text{ZK}}, \pi_{\text{Prove}}^{\text{ZK}}, \pi_{\text{Verify}}^{\text{ZK}})$ to convince the verifier that $\prod_{i \in [k]} (v - [\alpha_i]) = \prod_{i \in [k]} (v - [\beta_i])$. 

13
4 Zero-Knowledge Bag

As discussed in Section 2.2, the heart of Dora is a zero-knowledge bag (ZKBag) protocol. This cryptographic object is analogous to a physical bag into which the prover and verifier place wrapped objects. The critical properties of the protocol are equivalent to the physical properties that such a bag would possess: only objects previously put into the bag can be removed, and the bag itself hides the correspondence between the order in which objects are inserted and removed. In some sense, the zero-knowledge bag can be seen as a “slow moving” shuffle proof augmented with a sense of time.

4.1 Defining ZKBag

Definition 4 (LinCom-Based Zero-Knowledge Bag). A ZKBag is parameterized by a linearly homomorphic commitment scheme, and as such we call the resulting cryptographic primitive a LinCom-Based ZKBag. A LinCom-Based ZKBag comprises a tuple of 5 interactive protocols \((\pi^{ZKBag}_{\text{Init}}, \pi^{ZKBag}_{\text{Insert}}, \pi^{ZKBag}_{\text{Remove}}, \pi^{ZKBag}_{\text{VerEmpty}})\) between the sender and receiver. We omit formally writing out the inputs to each protocol for space, but they are included in the headers of Figure 1:

- \(\langle (pp, skey), (pp, rkey) \rangle \leftarrow \pi^{ZKBag}_{\text{Setup}}\). The setup protocol generates any needed public parameters pp, generates a sender key skey as output for the sender and a receiver key rkey as output for the receiver.
- \(\langle (bag, state), (bag) \rangle \leftarrow \pi^{ZKBag}_{\text{Init}}\). The parties take the output of \(\pi^{ZKBag}_{\text{Setup}}\) as input and initialize the ZKBag. The sender and receiver each maintain some joint information bag and the sender maintains some secret information state.
- \(\langle (bag', state'), (bag') \rangle \leftarrow \pi^{ZKBag}_{\text{Insert}}\). The parties take in the current state of the bag \((\text{bag}, \text{state})\) and a commitment \(\sqrt{\text{val}}\). Additionally, the sender provides a valid opening to the commitment \((\text{val}, \text{op})\). This updates the state of the bag held by both the sender and the receiver.
- \(\langle (bag', state'), (bag') \rangle \leftarrow \pi^{ZKBag}_{\text{Remove}}\). The parties take in the current state of the bag \((\text{bag}, \text{state})\) and a commitment \(\sqrt{\text{val}}\). Additionally, the sender provides a valid opening to the commitment \((\text{val}, \text{op})\). This updates the state of the bag held by both the sender and the receiver.
- \(\langle (b), (b) \rangle \leftarrow \pi^{ZKBag}_{\text{VerEmpty}}\). The parties take in the current state of the bag \((\text{bag}, \text{state})\) and check if the bag is empty. This outputs a bit \(b\) to the sender and the receiver.

We define 3 properties of these algorithms: correctness, knowledge soundness, and zero-knowledge.

1. Correctness: Correctness considers an interaction between the sender and receiver in which they run setup and initialize. After this first phase, the sender and receiver run an arbitrary sequence if inserts and removes. If there is a one-to-one correspondence between inserts and removes such that the remove always comes after the corresponding insert and the values in each corresponding pair are for the same values, then a call to \(\pi^{ZKBag}_{\text{VerEmpty}}\) will return 1.

Formally speaking, let \(\langle ((pp, skey), (pp, rkey)) \leftarrow \pi^{ZKBag}_{\text{Setup}}(\text{Sen}(\lambda^1), \text{Rec}(\lambda^1)), ((\text{bag}, \text{state}), (\text{bag})) \leftarrow \pi^{ZKBag}_{\text{Init}}(\text{Sen}(pp, skey), \text{Rec}(pp, rkey))\) be honest executions of the setup and initialization protocols. For any \(n \in \text{poly}(\lambda), \text{val}_1, \ldots, \text{val}_n \in V\) and any sequence of \(2n\) executions of the insert and remove protocols such that for each \(i \in [n]\), a protocol of the form \(\pi^{ZKBag}_{\text{Insert}}(\text{Sen}(\ldots, \text{com}_i, \text{op}_i, \text{val}_i), \text{Rec}(\ldots, \text{com}_i))\) only appears after \(\pi^{ZKBag}_{\text{Remove}}(\text{Sen}(\ldots, \text{com}_i', \text{op}_i', \text{val}_i), \text{Rec}(\ldots, \text{com}_i'))\) in the sequence and each of these appear exactly once, it holds that:

\[
\Pr \left[ \left( (1), (1) \right) \leftarrow \pi^{ZKBag}_{\text{VerEmpty}}(\text{Sen}(pp, skey, \text{bag}, \text{state}), \text{Rec}(pp, rkey, \text{bag})) \right] \geq 1 - \text{neg}(\lambda)
\]

Here for each \(i \in [n]\), \(\text{com}_i, \text{com}_i'\) are commitments of the form \((\text{com}_i, \text{op}_i), (\text{com}_i')\) \(\leftarrow \pi_{\text{Commit}}(\text{Sen}(pp, skey, \text{val}_i), \text{Rec}(pp, rkey))\) and \((\text{com}_i, \text{op}_i', \text{com}_i')\) \(\leftarrow \pi_{\text{Commit}}(\text{Sen}(pp, skey, \text{val}_i'), \text{Rec}(pp, rkey))\).

2. Knowledge Soundness: Knowledge soundness intuitively says that a malicious sender cannot convince the receiver that the bag is empty after an interaction unless all the restrictions on the interaction from correctness hold and the
3. Zero-Knowledge: Zero-knowledge says that the receiver learns nothing about the values inserted and removed, beyond the fact that the limitations from correctness are satisfied. We formalize this by saying that the view of the receiver in an honest interaction with the sender is computationally indistinguishable from an interaction with a simulator that does not know the values inserted or removed from the bag.

Formally speaking, the exists a simulator \( \text{Sim} = (\text{Sim}_{\text{Setup}}, \text{Sim}_{\text{Init}}, \text{Sim}_{\text{Insert}}, \text{Sim}_{\text{Remove}}, \text{Sim}_{\text{VerEmpty}}) \), such that for any \( n \in \text{poly}(\lambda) \), the the view of \( \text{Rec} \) in the following sequence of protocol executions

\[
((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \xrightarrow{\pi_{\text{ZKBag}}^{\text{Setup}}} (\text{Sen}(1^\lambda), \text{Rec}(1^\lambda))
\]

\[
((\text{bag}_0, \text{state}_0), (\text{bag}_0)) \xrightarrow{\pi_{\text{ZKBag}}^{\text{Init}}} (\text{Sen}(\text{pp}, \text{skey}), \text{Rec}(\text{pp}, \text{rkey}))
\]

For each \( i \in [2n] \) and arbitrary \( \text{val}_i \):

\[
((\text{com}_i, \text{op}_i), (\text{com}_i)) \xrightarrow{\pi_{\text{Com}}^{1\text{Com}}} (\text{Sen}(\text{pp}, \text{skey}, \text{val}_i), \text{Rec}(\text{pp}, \text{rkey}))
\]

\[
((\text{bag}_i, \text{state}_i), (\text{bag}_i)) \xrightarrow{\pi_{\text{ZKBag}}^{\text{Update}_i}} (\text{Sen}(\text{pp}, \text{skey}, \text{bag}_{i-1}, \text{state}_{i-1}, \text{com}_i, \text{op}_i, \text{val}_i), \text{Rec}(\text{pp}, \text{rkey}, \text{bag}_{i-1}, \text{com}_i))
\]

where \( \text{Update}_i \in \{\text{Insert}, \text{Remove}\} \). And finally,

\[
((1), (1)) \xrightarrow{\pi_{\text{ZKBag}}^{\text{VerEmpty}}} (\text{Sen}(\text{pp}, \text{skey}, \text{bag}_{2n}, \text{state}_{2n}), \text{Rec}(\text{pp}, \text{rkey}, \text{bag}_{2n}))
\]

is computationally indistinguishable from its view in the following sequence of protocol executions. For readability, we omit the state passing between the interactions, but assume that each part of the simulator and the receiver can pass arbitrary state:

\[
\langle \text{Sim}_{\text{Setup}}(1^\lambda) \leftrightarrow \text{Rec}(1^\lambda) \rangle
\]

\[
\langle \text{Sim}_{\text{Init}}(1^\lambda) \leftrightarrow \text{Rec}(1^\lambda) \rangle
\]

For each \( i \in [2n] \):

\[
((\text{com}_i, \text{op}_i), (\text{com}_i)) \xrightarrow{\pi_{\text{Com}}^{1\text{Com}}} (\text{Sim}(\text{pp}, \text{skey}, 0), \text{Rec}(\text{pp}, \text{rkey}))
\]

\[
\langle \text{Sim}_{\text{Update}_i}(1^\lambda, \text{com}_i, \text{op}_i) \leftrightarrow \text{Rec}(1^\lambda, \text{com}_i) \rangle
\]

\( \text{Update}_i \in \{\text{Insert}, \text{Remove}\} \). And finally,

\[
\langle \text{Sim}_{\text{VerEmpty}}(1^\lambda) \leftrightarrow \text{Rec}(1^\lambda) \rangle
\]
4.2 Realizing ZKBag

\[
((\text{pp}, \text{skey}), (\text{pp}, \text{rkey})) \leftarrow \pi_{\text{Setup}}^{\text{ZKBag}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda)))
\]

- Sen and Rec invoke \((\text{pp}^{\text{LCom}}, \text{skey}^{\text{LCom}}, (\text{pp}^{\text{LCom}}, \text{rkey}^{\text{LCom}})) \leftarrow \pi_{\text{LCom}}^{\text{Setup}}((\text{Sen}(1^\lambda), \text{Rec}(1^\lambda)))
- Output \((\text{pp} = \text{pp}^{\text{LCom}}, \text{skey} = \text{skey}^{\text{LCom}})\) to Sen and \((\text{pp} = \text{pp}^{\text{LCom}}, \text{rkey} = \text{rkey}^{\text{LCom}})\) to Rec.

\[
((\text{bag}, \text{state}), (\text{bag})) \leftarrow \pi_{\text{Init}}^{\text{ZKBag}}(\text{Sen}(\text{pp}, \text{skey}), \text{Rec}(\text{pp}, \text{rkey}))
\]

- Sen and Rec each initialize an empty list of inserted elements \(\text{I} \leftarrow \emptyset\), an empty list of removed elements \(\text{R} \leftarrow \emptyset\) and a counter \(\text{cnt} \leftarrow 0\). Additionally, Sen initializes a map \(\mathcal{B} \leftarrow \emptyset\).
- Output \(((\text{I}, \text{R}), \mathcal{B})\) to Sen and \(((\text{I}, \text{R})\) to Rec.

\[
((\text{bag}', \text{state}'), (\text{bag}')) \leftarrow \pi_{\text{Insert}}^{\text{ZKBag}}(\text{Sen}(\text{pp}, \text{skey}, \text{bag}, \text{state}, \begin{bmatrix} \text{val} \end{bmatrix}, \text{op}, \text{val}), \text{Rec}(\text{pp}, \text{rkey}, \text{bag}, \begin{bmatrix} \text{val} \end{bmatrix}))
\]

- Rec samples \(\text{tag} \leftarrow \mathcal{F}\) and sends it to Sen.
- Sen and Rec invoke \(((\text{tag}), \cdot), (\text{tag})) \leftarrow \pi_{\text{Commit}}^{\text{LCom}}(\text{Sen}(\text{pp}, \text{skey}, \text{tag}), \text{Rec}(\text{pp}, \text{rkey}, \text{tag}))\) on shared randomness.
- They add the following tuple to the list of inserted elements: \(\text{I} \leftarrow \text{I} \cup (\text{tag} || \begin{bmatrix} \text{val} \end{bmatrix})\)
- Finally, Sen adds a new counter and tag for the value to the map \(\mathcal{B}[\text{val}].\text{Push}(\text{tag})\)
- Output \(((\text{I}, \text{R}), \mathcal{B})\) to Sen and \(((\text{I}, \text{R})\) to Rec.

\[
((\text{bag}', \text{state}'), (\text{bag}')) \leftarrow \pi_{\text{Remove}}^{\text{ZKBag}}(\text{Sen}(\text{pp}, \text{skey}, \text{bag}, \text{state}, \begin{bmatrix} \text{val} \end{bmatrix}, \text{op}, \text{val}), \text{Rec}(\text{pp}, \text{rkey}, \text{bag}, \begin{bmatrix} \text{val} \end{bmatrix}))
\]

- Sen retrieves a tag for the value from the map as \(\text{tag} \leftarrow \mathcal{B}[\begin{bmatrix} \text{val} \end{bmatrix}]\).\text{Pop}(), and computes commitments to this tag \(((\text{tag}), \cdot), (\text{tag})) \leftarrow \pi_{\text{Commit}}^{\text{LCom}}(\text{Sen}(\text{pp}, \text{skey}, \text{tag}), \text{Rec}(\text{pp}, \text{rkey}))\)
- Sen and Rec add to the set of removed elements \(\text{R} \leftarrow \text{R} \cup (\text{tag} || \begin{bmatrix} \text{val} \end{bmatrix})\)

\[
((\text{b}), (\text{b})) \leftarrow \pi_{\text{VerEmpty}}^{\text{ZKBag}}(\text{Sen}(\text{pp}, \text{skey}, \text{bag}, \text{state}), \text{Rec}(\text{pp}, \text{rkey}, \text{bag}))
\]

- Sen and Rec assert equality between the list of inserted and removed elements by invoking \(\pi_{\text{ZKMultiSet}}\) on \(((\text{I}, \text{R})\)

Figure 1: Public-coin "Interactive Zero-Knowledge Bag" sub-protocol implementing an interactive multi-set of secret values.

We give a concrete implementation of ZKBag in Figure 1. At a high level the protocol is as follows: during setup, the parties run the setup algorithm of the underlying linearly homomorphic commitment scheme (if there is one) \(\pi^{\text{LCom}}\) (see Section 3.1). During initialization, the parties just initialize three empty sets: (1) a set of committed values that were inserted into the bag \(\text{I}\), (2) a set of committed values that were removed from the bag \(\text{R}\), and (3) some private state \(\mathcal{B}\) for the sender that will hold plaintext information about the committed values. Each time a (committed) item \(\begin{bmatrix} \text{v} \end{bmatrix}\) is inserted into the bag, the receiver samples a random tag \(\text{tag} \leftarrow \mathcal{F}\) and both parties add \(((\text{tag}), \begin{bmatrix} \text{v} \end{bmatrix})\) to the set of "input elements" \(\text{I}\). Additionally, the sender records the tag and values by adding \((\text{tag}, \begin{bmatrix} \text{v} \end{bmatrix})\) to \(\mathcal{B}\). Whenever the sender wants to remove an element \(\begin{bmatrix} \text{v} \end{bmatrix}\), they recall the appropriate tag using \(\mathcal{B}\), creates a fresh commitment to \((\text{tag}, \begin{bmatrix} \text{v} \end{bmatrix})\), and then both sides add the fresh commitment to the set of "removed elements" \(\text{R}\). The final check is simply checking (set) equality of the inserted and removed elements by invoking \(\pi_{\text{ZKMultiSet}}\) on \(((\text{I}, \text{R})\).
was not previously inserted, is that the sender would need to guess the appropriate
tag (see Section 3.5).

Next, we observe that for each

Next, note that by the soundness of the permutation check,

denote the number of insertions and
denote the number of insertions and removals is honest, ie. the insertions and removals are a permutation and each removal comes after its associated insertion, then \( \Pi_{ZKBag} \) will output 1 with high probability.

Correctness. By the correctness of \( \Pi_{MultiSetEquality} \), it is simple to see that \( \Pi_{ZKBag} \) is correct. Namely, if the pattern of insertions and removals is honest, ie. the insertions and removals are a permutation and each removal comes after its associated insertion, then \( \Pi_{ZKBag} \) will output 1 with high probability.

Knowledge Soundness. The extractor \( \mathcal{E} \) runs by simply running the extractor of the linearly-homomorphic commitment scheme on each of \( \{ \text{com}_i \}_{i \in [2n]} \). Denote the outputs of these extractors as \( \text{val}_1, \ldots, \text{val}_{2n} \). Moreover, if Update\(_i\) is Remove, \( \mathcal{E} \) runs the extractor of the linearly-homomorphic commitment scheme on the commitment to the tag created in that interaction. Denote the outputs of the extractors as \( \text{tag}_{i, \text{Remove}} \). If any of these extractions fails, the extractors fails with error \( \text{Error}_{\text{comExtract}} \). Otherwise, \( \mathcal{E} \) outputs \( \text{val}_1, \ldots, \text{val}_{2n} \).

We now show that \( \mathcal{E} \) will output a compliant set of values \( \text{val}_1, \ldots, \text{val}_{2n} \), with high probability. Let \( \text{NumInsert} \) denote the number of insertions and \( \text{NumRemove} \) denote the number of insertions and removals in the interaction, respectively.

1. Note that the extractor only outputs \( \text{Error}_{\text{comExtract}} \) with \( 3\delta \) times the error rate of the extractor of the linearly-homomorphic commitment scheme, which, by the binding/extraction property of the linearly-homomorphic commitment scheme only happens with negligible probability.

2. Next, note that the probability of any two instances of Insert in the interaction sharing a value tag is \( < \frac{n^2}{\delta} \), as each tags was sampled uniformly at random from \( \mathcal{F} \).

3. To fix notation, we create the following tuples for \( i \in [2n] \):

   • If Update\(_i\) is Insert, then create the tuple \( (i, \text{tag}_{i, \text{Insert}}, \text{val}_i) \), where \( \text{tag}_{i, \text{Insert}} \) is the tag generated during the execution of Update\(_i\). Denote the set of all such tuples as \( \{ (\text{timestamp}_{i, \text{Insert}}, \text{tag}_{i, \text{Insert}}, \text{val}_{i, \text{Insert}}) \}_{j \in [\text{NumInsert}]} \).

   • If Update\(_i\) is Remove, then create the tuple \( (i, \text{tag}_{i, \text{Remove}}, \text{val}_i) \), where \( \text{tag}_{i, \text{Remove}} \) is the tag extracted above. Denote the set of all such tuples as \( \{ (\text{timestamp}_{i, \text{Remove}}, \text{tag}_{i, \text{Remove}}, \text{val}_{i, \text{Remove}}) \}_{j \in [\text{NumRemove}]} \).

4. Next, note that by the soundness of the permutation check, \( \text{NumInsert} = \text{NumRemove} = n \), and \( \{ (\text{tag}_{j, \text{Insert}}, \text{val}_{j, \text{Insert}}) \}_{j \in [\text{NumInsert}]} \) and \( \{ (\text{tag}_{j, \text{Remove}}, \text{val}_{j, \text{Remove}}) \}_{j \in [\text{NumRemove}]} \) are permutations of one another, except with negligible probability. Denote this permutation as \( f \).

5. Next, we observe that for each \( (\text{timestamp}_{j, \text{Remove}}, \text{tag}_{j, \text{Remove}}, \text{val}_{j, \text{Remove}}) \), there exists a \( (\text{timestamp}_{j', \text{Insert}}, \text{tag}_{j', \text{Insert}}, \text{val}_{j', \text{Insert}}) \) with \( \text{timestamp}_{j', \text{Insert}} < \text{timestamp}_{j, \text{Remove}} \), except with probability \( \frac{1}{|\mathcal{F}|} \). If this were not the case, then it would imply that the tag for the insertion must have been sampled after the removal and the prover must have correctly guessed a tag before it was sampled. Clearly this only happens with probability \( \frac{1}{|\mathcal{F}|} \).

6. Finally, for each \( (\text{timestamp}_{j', \text{Insert}}, \text{tag}_{j', \text{Insert}}, \text{val}_{j', \text{Insert}}) \), with high probability there is a \( (\text{timestamp}_{j, \text{Remove}}, \text{tag}_{j, \text{Remove}}, \text{val}_{j, \text{Remove}}) \) such that \( \text{timestamp}_{j, \text{Remove}} > \text{timestamp}_{j', \text{Insert}} \). This is true because the insertions and removals are permutations of one another, so for each insertions there must be a removal with the same tag. As before, if the timestamp of this insertion is not before the removal, then the prover must have guesses a tag before it was sampled, which only happens with probability \( \frac{1}{|\mathcal{F}|} \).
We observe that this matches perfectly with the property provided by ZKBag. Recall that memory can be seen as a view of the receiver interacting with the honest sender. We proceed with a hybrid argument. Let \( \text{Hybrid}_0 \) denote the interaction between the receiver and the honest sender.

- **Hybrid\(_1\)**: Let \( \text{Hybrid}_1 \) be the same as \( \text{Hybrid}_0 \), but \( \text{Sim} \) simulates \( \pi^{ZKMultiSet} \) during \( \pi^{ZKBag}_{\text{VerEmpty}} \). By the zero-knowledge property of \( \pi^{ZKMultiSet} \), the view of receiver in \( \text{Hybrid}_1 \) and \( \text{Hybrid}_0 \) are computationally close.

- **Hybrid\(_2\), Hybrid\(_3\), ..., Hybrid\(_{2n+1}\)**: In each of these hybrids, instead of committing to a real value, \( \text{Sim} \) commits to 0 instead. By the hiding property of the commitment scheme, the view of receiver in \( \text{Hybrid}_{i+1} \) and \( \text{Hybrid}_i \) are computationally close for \( i \in [1, 2n + 1] \).

- **Hybrid\(_{2n+2}\)**: \( \text{Hybrid}_{2n+2} \) is the same as \( \text{Hybrid}_{2n+1} \), but \( \text{Sim} \) executes \( \Pi^{MultiSetEquality} \) honestly instead of simulating. Again, by the zero-knowledge property of \( \Pi^{MultiSetEquality} \), the view of receiver in \( \text{Hybrid}_{2n+1} \) and \( \text{Hybrid}_{2n+2} \) are computationally close.

Note that the view of the receiver in \( \text{Hybrid}_{2n+2} \) is distributed the same as the view of the receiver when interacting with the simulator above. Thus, we have concluded our proof.

## 5 Memory Consistency using ZKBag

When proving the correct execution of a RAM program, we need to ensure that memory is treated consistently. That is, each time an address is read from memory, only the value last written to that address is returned. Importantly, because we require zero-knowledge, this must be done without revealing executed programs memory access patterns. We observe that this matches perfectly with the property provided by ZKBag. Recall that memory can be seen as a sequence of tuples \((\text{addr}, \text{val})\), where \( \text{addr} \) is a unique address within the memory space and \( \text{val} \) is the current value being stored at that address. We can use ZKBag as a *key-value store* by dedicating the first part of the inserted value to be the key and the second part to be the value. That is, we store tuples of the form \((\text{addr}, \text{val})\) within the bag. The state of the bag corresponds to the "current" state of memory. Updating the contents of memory can be handled by updating the contents of the ZKBag.

Rather than give a formal definition for our protocol for handling memory \( \pi^{Memory} \), we simply observe that the definitions are functionally equivalent to those for ZKBag, but the elements being inserted and removed from the bag now contain memory addresses. In order to make the semantics of our final construction easier to read, we provide a wrapper around the ZKBag with the names of common memory operations: \text{Init}, \text{Read}, \text{Update}, \text{Verify}:

- \(((\text{state}_p), (\text{state}_v)) \leftarrow \pi_{\text{Memory}}^{\text{Init}}\) : The prover and verifier take in a set of public values that will make up the initial contents of memory. The result is some state held by both the sender and the receiver.

- \(((\text{state}_p), (\text{state}_v)) \leftarrow \pi_{\text{Memory}}^{\text{Update}}\) : The prover and verifier each take in a commitment to the address and value that will be removed from memory \(\{ [\text{addr}], [\text{val}] \}\) along with a commitment to the new value \( [\text{val}'] \). Additionally, the prover takes in the actual value and opening to the commitments. The result is an updated state for both parties.

- \(((\text{state}_p), (\text{state}_v)) \leftarrow \pi_{\text{Memory}}^{\text{Read}}\) : The prover and verifier each take in a commitment to the address and value that will be read from memory \(\{ [\text{addr}], [\text{val}] \}\)—or, more accurately, value that the prover claims will be the result of reading from the address. Additionally, the prover takes in the actual value and opening to the commitments. The result is an updated state for both parties.
\[(\text{state}_p, \text{state}_v), (\text{bag}) \leftarrow \pi_{\text{Memory}}^{\text{Init}}(P(\{\text{val}_{\text{addr}}\}_{\text{addr} \in 1 \ldots m}), V(\{\text{val}_{\text{addr}}\}_{\text{addr} \in 1 \ldots m}))\]

- P and V initialize and setup a ZKBag by invoking both \(\pi_{\text{ZKBag}}^{\text{Setup}}\) and \(\pi_{\text{ZKBag}}^{\text{Init}}\).
- For each \(\text{addr} \in 1 \ldots m\):
  - P and V generate \([\text{addr}]\) and \([\text{val}_{\text{addr}}]\) by invoking \(\pi_{\text{Commit}}^{\text{Init}}\) on shared randomness to generate a public commitment.
  - P and V insert the tuple \(([[\text{addr}]], [[\text{val}_{\text{addr}}]])\) into the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Insert}}\).

\[(\text{bag}, \text{state}), (\text{bag}) \leftarrow \pi_{\text{Read}}^{\text{Init}}(P(\text{Address}, (\{\text{addr}\}, [\text{val}])), (\text{op}_{\text{addr}}, \text{op}_{\text{val}}), (\text{addr}, \text{val})), V(\text{Memory}, (\{\text{addr}\}, [\text{val}])))\]

- P and V remove \(([[\text{addr}]], [\text{val}])\) from the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Remove}}\).
- P and V insert \(([[\text{addr}]], [\text{val}])\) into the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Insert}}\).

\[(\text{bag}, \text{state}), (\text{bag}) \leftarrow \pi_{\text{Update}}^{\text{Init}}(P(\text{Address}, (\{\text{addr}\}, [\text{val}])), (\text{op}_{\text{addr}}, \text{op}_{\text{val}}, \text{op}_{\text{val}}'), (\text{addr}, \text{val}, \text{val}'), V(\text{Memory}, (\{\text{addr}\}, [\text{val}], [\text{val}'])))\]

- P and V remove \(([[\text{addr}]], [\text{val}'])\) from the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Remove}}\).
- P and V insert \(([[\text{addr}]], [\text{val}'])\) into the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Insert}}\).

\[(b, (b)) \leftarrow \pi_{\text{Verify}}^{\text{Init}}(P(\text{Address}, (\{\text{val}_{\text{addr}}\}_{\text{addr} \in 1 \ldots m})), V(\text{Memory}, \{\text{val}_{\text{addr}}\}_{\text{addr} \in 1 \ldots m}))\]

- For each \(\text{addr} \in 1 \ldots m\):
  - P and V generate \([\text{addr}]\) and \([\text{val}_{\text{addr}}]\) by invoking \(\pi_{\text{Commit}}^{\text{Update}}\) on shared randomness.
  - P and V remove the tuple \(([[\text{addr}]], [[\text{val}_{\text{addr}}]])\) from the ZKBag by invoking \(\pi_{\text{ZKBag}}^{\text{Remove}}\).
  - Finally, P and V check that ZKBag is empty by invoking \(\pi_{\text{ZKBag}}^{\text{VerifyEmpty}}\).

\[
\text{Figure 2: A memory-check protocol based on ZKbag.}
\]

- \((b, (b)) \leftarrow \pi_{\text{Verify}}^{\text{Init}}\): The prover and verifier each take in their current state and a set of values (representing the current state of memory) and then output 1 if this is really the current state of memory and 0 otherwise. Optionally, the verifier can take any amount of these values in committed form (if they should remain private).

We provide a writeup of the memory checking protocol \(\pi_{\text{Memory}}\) in Figure 2. In brief, during \(\pi_{\text{Memory}}^{\text{Init}}\), the parties initialize and setup the ZKBag, and then insert tuples with the address and values to the ZKBag. When invoking \(\pi_{\text{Update}}^{\text{Memory}}\), the parties remove the old address-value tuple \(([[\text{addr}]], [[\text{val}]])) from the ZKBag and insert the new tuple \(([[\text{addr}]], [[\text{val}']])) into the ZKBag. Importantly, the commitment to the address \([\text{addr}]\) is consistent across the two protocol invocations. When invoking \(\pi_{\text{Read}}^{\text{Memory}}\), the parties remove the address-value tuple \(([[\text{addr}]], [[\text{val}]])) and the reinsert the same tuple back into the ZKBag. Finally, when invoking \(\pi_{\text{Verify}}^{\text{Memory}}\), the parties remove the remaining contents of the ZKBag and then call \(\pi_{\text{ZKBag}}^{\text{VerifyEmpty}}\).
6 Verifying Processor Execution using ZKBag

When proving correct execution of a RAM program, the prover wants to convince the verifier that a “valid” instruction was executed at every step of the program. In particular, the verifier needs to be convinced that at each step, (1) the prover picked one of the instructions supported by the processor, (2) the picked instruction was executed honestly and (3) that the picked instruction is the “correct choice” based on the input dependent execution thus far. In this section, we present a new commit-and-prove style zero-knowledge protocol using ZKBag (see Section 4), that helps enforce the first two guarantees. Looking ahead, in the next section, we demonstrate how to combine this protocol with the protocol for memory consistency (see Section 5) to obtain a zero-knowledge proof system for RAM programs that enforces all of the above guarantees.

Disjunctive Relation $R^{ZKDisj}$. Our zero-knowledge protocol for checking correct execution of processor instructions, is a custom LinCom based commit-and-prove style zero-knowledge protocol (see Section 3.2) for the following relation: Let $(A_i, B_i, C_i)_{i \in [\ell]}$ be a set of $\ell$ RICS instances. Given $t$ commitments $(\|Z_j^i\|)_{i \in [t]}$ computed using $\pi^{\text{LCom}}_{\text{Commit}}$ (see Section 3.1), the prover/sender wants to convince the receiver/verifier that for each $j \in [t]$, it knows $\overrightarrow{Z_j^i}$, $\overrightarrow{\alpha_j^i}$, such that they form a valid opening for $\overrightarrow{[Z_j^i]}$ and an index $\alpha_j \in [\ell]$, such that $Z_j^i$ is a valid extended witness for $(A_{\alpha_j}, B_{\alpha_j}, C_{\alpha_j})$.

Recall from Section 3.3, that for an RICS relation, each extended witness is of the form $Z_j^i = w_j^i \| x_j^i \| 1$, where $x_j^i$ is a part of the instance (which may or may not be known to the verifier), while $w_j^i$ is exclusively known only to the prover. Therefore, $\overrightarrow{Z_j^i}$ can be parsed as $\overrightarrow{w_j^i} \| \overrightarrow{x_j^i} \| \overrightarrow{1}$. Here, we assume that $\overrightarrow{w_j^i}$ were computed using the “private-mode” (i.e., the default version) of a linearly homomorphic commitment scheme (Section 3.1), commitment $\overrightarrow{1}$ was computed in the “public-mode” (i.e., using shared randomness) and commitments $\overrightarrow{x_j^i}$ were computed in either the public-mode or the private-mode depending on whether or not $\overrightarrow{x_j^i}$ is public to the verifier.

Commit-and-Prove ZK Proof System for $R^{ZKDisj}$. As discussed in Section 2.3, we design a commit-and-prove zero-knowledge proof system for $R^{ZKDisj}$ using a ZKBag protocol $\pi^{ZKBag}$ (see Section 4) and the folding scheme for relaxed RICS from [KST22]. Given these tools, our protocol is straightforward. The parties start by creating public commitments to trivially satisfied relaxed RICS extended witnesses (i.e., just a vector of 0s) for each of the $\ell$ branches. Then they initialize a ZKBag and store each of these commitments in the ZKBag (see Figure 1). We refer to these commitments as accumulators for the $\ell$ branches. Then for each step $j \in [t]$ of the processor, the parties proceed as follows: i) Parties retrieve the accumulator for the satisfied branch $\alpha_j$ from the ZKBag. ii) The prover computes cross terms $\overrightarrow{T_j}$ for the $\alpha_j^{th}$ branch using the retrieved accumulator and the new satisfied RICS extended witness $\overrightarrow{Z_j^i}$ and computes a commitment to these cross terms. iii) The verifier samples a random field element. iv) The parties fold the retrieved accumulator onto the new satisfied RICS extended witness $\overrightarrow{Z_j^i}$ using this random value. This forms the updated accumulator for the $\alpha_j^{th}$ branch. v) Store the updated accumulator in the bag. At the end, every accumulator is extracted from the bag, randomized and checked naively.

We note that a naïve strategy to design a commit-and-prove protocol for this relation without zero-knowledge would be to simply commit to the extended witness $\overrightarrow{Z_j^i}$ at each step, reveal the associated branch index $\alpha_j$ use any generic commit-and-prove proof system (e.g. QuickSilver [YSWW21]) to prove correct execution of this step. Our protocol achieves the zero-knowledge property while only incurring a multiplicative overhead of 4 of this naïve protocol. This is because our protocol requires committing to 4 vectors proportional to the length of $\overrightarrow{Z_j^i}$ and the ZKBag operations are independent of the dimension of the extended witness or RICS relation. We include a formal description of this protocol in Figures 3 and 4.
1. Initialization Phase:

- Sen and Rec initialize a ZKBag \( ((bag_0, state_0), (bag_0)) \) \( \xleftarrow{\}{\pi_{\text{Init}}} \) \((\text{Sen}(1^k), \text{Rec}(1^k))\).

- For each \( i \in \{\ell\} \), Sen and Rec invoke \( \left( ((\pi_{\text{Init}}^{\text{Com}}(\text{Sen}(pp, skey, \overline{\rho}, \overline{\rho}), \text{Rec}(pp, rkey))), (\pi_{\text{Init}}^{\text{Com}}(\text{Sen}(pp, skey, \overline{\rho}, \overline{\rho}), \text{Rec}(pp, rkey)))) \right) \) \( \xleftarrow{\}{\pi_{\text{Init}}^{\text{Com}}} \) \((\text{Sen}(pp, skey), \text{Rec}(pp, rkey))\) on shared randomness, to compute public commitments to a trivially satisfied relaxed-R1CS instance and stores them in the ZKBag.

- Sen initializes a local map \( M \) maintaining the state of each of the \( \ell \) accumulators: \( \forall i \in \{\ell\}, M[i] \leftarrow (\overline{\tau}, \overline{\tau}) \).

2. Execution Phase: For each \( j \in [t] \),

- Given as input an index \( \alpha_j \in [\ell] \), Sen retrieves the state of the \( \alpha_j \)th accumulator \( (\overline{\tau}^j, \overline{\tau}^j) \) \( \xleftarrow{\}{\pi_{\text{Init}}} \) \( M[\alpha_j] \), computes the cross terms:

\[
\overline{T} = A \cdot \overline{T}^j \circ B \cdot \overline{T}^j + A \cdot \overline{T} \circ B \cdot \overline{T}^j - u_1 \cdot C \cdot \overline{T} - u_2 \cdot C \cdot \overline{T}^j
\]

- Sen and Rec invoke the following to compute commitments to the retrieved accumulator and these cross terms:

\[
\left( ((\overline{\tau}^j), \overline{\tau}^j), \overline{\tau} \right) \left( ((\overline{\tau}^j), \overline{\tau}^j), \overline{\tau} \right) \xleftarrow{\}{\pi_{\text{Init}}^{\text{Com}}} \((\text{Sen}(pp, skey, \overline{\tau}^j), \text{Rec}(pp, rkey)), (\text{Sen}(pp, skey, \overline{\tau}^j), \text{Rec}(pp, rkey))\)
\]

- Sen and Rec remove the old accumulator corresponding to the \( \alpha_j \)th index from the ZKBag. To simplify the notation, let \( \rho = 2\ell + 4j - 2 \).

\[
\left( ((bag_{\rho-1}, state_{\rho-1}), (bag_{\rho-1})), (\overline{\tau}^j), \overline{\tau}^j \right) \left( ((bag_{\rho-1}, state_{\rho-1}), (bag_{\rho-1})), (\overline{\tau}^j), \overline{\tau}^j \right) \xleftarrow{\}{\pi_{\text{Init}}^{\text{Com}}} \((\text{Sen}(pp, skey, \overline{\tau}^j), \text{Rec}(pp, rkey), bag_{\rho-1}, \overline{\tau}^j)\)
\]

- Rec samples a random \( r \xleftarrow{\}{\{\}^T} \) and sends it to Sen.

- Sen and Rec update the \( \alpha_j \)th accumulator:

\[
\overline{\tau} \leftarrow [\overline{\tau}^j] + r \cdot [\overline{T}] \\
\overline{T} \leftarrow [\overline{\tau}^j] + r \cdot [\overline{T}]
\]

and insert the updated accumulator in ZKBag. As before, let \( \rho = 2\ell + 4j - 2 \).

\[
\left( ((bag_{\rho+1}, state_{\rho+1}), (bag_{\rho+1})), (\overline{\tau}^j), \overline{\tau}^j \right) \left( ((bag_{\rho+1}, state_{\rho+1}), (bag_{\rho+1})), (\overline{\tau}^j), \overline{\tau}^j \right) \xleftarrow{\}{\pi_{\text{Init}}^{\text{Com}}} \((\text{Sen}(pp, skey, bag_{\rho}, state_{\rho}, \overline{\tau}^j), \text{Rec}(pp, rkey, bag_{\rho+1}, \overline{\tau}^j)\)
\]

\[
\left( ((bag_{\rho+2}, state_{\rho+2}), (bag_{\rho+2})), (\overline{\tau}^j), \overline{\tau}^j \right) \left( ((bag_{\rho+2}, state_{\rho+2}), (bag_{\rho+2})), (\overline{\tau}^j), \overline{\tau}^j \right) \xleftarrow{\}{\pi_{\text{Init}}^{\text{Com}}} \((\text{Sen}(pp, skey, bag_{\rho+1}, state_{\rho+1}, \overline{\tau}^j), \text{Rec}(pp, rkey, bag_{\rho+1}, \overline{\tau}^j)\)
\]

Figure 3: Part 1 of zero-knowledge protocol for checking processor instructions.
((b), (b)) \leftarrow \pi_{\text{ZKDisj}}^{\text{verify}}(\text{Sen}(pp, skey, \text{Proof}^{\text{ZK}}, \text{st}, (A_i, B_i, C_i) \in [\ell]), \text{Rec}(pp, rkey, \text{Proof}^{\text{ZK}}, (A_i, B_i, C_i) \in [\ell]))

- Sen proceeds as follows for each $i \in [\ell]$
  1. Generate random relaxed RICS instance $z(i, 2) \leftarrow \mathbb{F}^{m}$, where $z(i, 2) = \bar{u}(i, 2)^{-1}||\bar{v}(i, 2)$.
  2. Compute the corresponding error term
     \[
     \vec{L} \leftarrow (A_i \cdot \bar{z}(i, 2)) \oplus (B_i \cdot \bar{z}(i, 2)); \quad \vec{R} \leftarrow u(i, 2) \cdot (C_i \cdot \bar{z}(i, 2));
     \] \[
     \vec{e}(i, 2) \leftarrow \vec{L} - \vec{R};
     \]
  3. Retrieve the $i$th accumulator state $(\bar{z}(i, 1), \bar{e}(i, 1)) \leftarrow \text{M}[i]$ and compute cross terms as
     \[
     \delta_1 \leftarrow A_i \cdot \bar{z}(i, 1) \oplus B_i \cdot \bar{z}(i, 2); \quad \delta_2 \leftarrow \bar{A}_i \cdot \bar{z}(i, 1) \oplus \bar{B}_i \cdot \bar{z}(i, 2); \quad \delta_3 \leftarrow u(i, 1) \cdot C_i \cdot \bar{z}(i, 2);
     \]
     \[
     \delta_4 \leftarrow u(i, 2) \cdot C_i \cdot \bar{z}(i, 1);
     \]
     \[
     T_i \leftarrow \delta_1 + \delta_2 - \delta_3 - \delta_4
     \]
  4. Computes commitments to the two accumulators and the cross terms
     \[
     (([\bar{Z}_i]^{2}, \text{op}^{2}_i), ([\bar{Z}_i]^{2})) \leftarrow \pi^{\text{Com}}_{\mathsf{Com}}(\text{Sen}(pp, skey, \bar{Z}_i^{2}), \text{Rec}(pp, rkey))
     \]
     \[
     (([\bar{Z}_i]^{2}, \text{op}^{2}_i), ([\bar{Z}_i]^{2})) \leftarrow \pi^{\text{Com}}_{\mathsf{Com}}(\text{Sen}(pp, skey, \bar{Z}_i^{2}), \text{Rec}(pp, rkey)), (([\bar{Z}_i]^{2}, \text{op}^{2}_i), ([\bar{Z}_i]^{2})) \leftarrow \pi^{\text{Com}}_{\mathsf{Com}}(\text{Sen}(pp, skey, \bar{Z}_i^{2}), \text{Rec}(pp, rkey))
     \]
     \[
     (([\bar{Z}_i]^{2}, \text{op}^{2}_i), ([\bar{Z}_i]^{2})) \leftarrow \pi^{\text{Com}}_{\mathsf{Com}}(\text{Sen}(pp, skey, \bar{Z}_i^{2}), \text{Rec}(pp, rkey))
     \]

- Rec samples a random $r \leftarrow \mathbb{F}$ and sends it to Sen.

- For each $i \in [\ell]$, Sen and Rec proceed as follows:
  1. Remove the $i$th accumulator from ZKBag. To simplify notation, let $\tau = 2\ell + 4t + 2i$
     \[
     ((\text{bag}_{r-1}, \text{state}_{r-1}), (\text{bag}_{r-1})) \leftarrow \pi^{\text{ZKBag}}_{\text{Remove}}(\text{Sen}(pp, skey, \text{bag}_{r-2}, \text{state}_{r-2}, [\bar{Z}(i, 1)]^{2}, \text{op}_{r_{-1}}, \bar{Z}_1^{2}), \text{Rec}(pp, rkey, \text{bag}_{r-2}, [\bar{Z}(i, 1)]^{2}))
     \]
     \[
     ((\text{bag}_{r-1}, \text{state}_{r-1}), (\text{bag}_{r-1})) \leftarrow \pi^{\text{ZKBag}}_{\text{Remove}}(\text{Sen}(pp, skey, \text{bag}_{r-1}, \text{state}_{r-1}, [\bar{Z}(i, 1)]^{2}, \text{op}_{r_{-1}}, \bar{Z}_1^{2}), \text{Rec}(pp, rkey, \text{bag}_{r-1}, [\bar{Z}(i, 1)]^{2}))
     \]
  2. Accumulate with the blinding instance
     \[
     [\bar{e}_1^{2}] \leftarrow [\bar{e}(i, 1)]^{2} + r \cdot [\bar{A}_1^{2}] + r^2 \cdot [\bar{Z}_1^{2}]; \quad [\bar{Z}_1^{2}] \leftarrow [\bar{Z}(i, 1)]^{2} + r \cdot [\bar{Z}(i, 2)];
     \]
     \[
     u_i = u(i, 1) + r \cdot u(i, 2)
     \]

- They check whether the ZKBag is empty $((1), (1)) \leftarrow \pi^{\text{ZKBag}}_{\text{isEmpty}}(\text{Sen}(pp, skey, \text{bag}_{4\ell+4j}, \text{state}_{4\ell+4j}), \text{Rec}(pp, rkey, \text{bag}_{4\ell+4j}))$.

- For each $i \in [\ell]$, Sen opens the following commitments to Rec
     \[
     ((1), \bar{Z}_1^{2}) \leftarrow \pi^{\text{Com}}_{\text{Open}}(\text{Sen}(pp, skey, [\bar{Z}_1^{2}], \text{op}_{r_{-1}}, \bar{Z}_1^{2}), \text{Rec}(pp, rkey, [\bar{Z}_1^{2}]^{2}))
     \]
     \[
     ((1), \bar{Z}_1^{2}) \leftarrow \pi^{\text{Com}}_{\text{Open}}(\text{Sen}(pp, skey, [\bar{Z}_1^{2}], \text{op}_{r_{-1}}, \bar{Z}_1^{2}), \text{Rec}(pp, rkey, [\bar{Z}_1^{2}]^{2}))
     \]

- Finally, for each $i \in [\ell]$, Rec verifies the extended witness
  \[
  A_i \cdot \bar{Z}_1^{2} \oplus B_i \cdot \bar{Z}_1^{2} = u_i \cdot (C_i \cdot \bar{Z}_1^{2}) + e_i
  \]

Figure 4: Part 2 of zero-knowledge protocol for checking processor instructions.
Theorem 6.1. Assuming that \( \pi^{\text{LCom}} \) in a secure linearly homomorphic commitment scheme (see Section 3.1), and \( \pi^{\text{ZKBag}} \) is a zero-knowledge bag (see Section 4), then \( \pi^{\text{ZKDisj}} \), shown in Figures 3 and 4, is a LinCom-based commit-and-prove zero-knowledge as defined in Section 3.2 for \( \mathcal{R}^{\text{ZKBag}} \).

Proof. Correctness. Correctness follows from correctness of Linearly Homomorphic commitment, ZKBag and the folding property of relaxed R1CS (see Section 3.3).

Zero-Knowledge. Let \( \text{Sim}^{\text{ZKBag}} = (\text{Sim}^{\text{ZKBag}}_{\text{Setup}}, \text{Sim}^{\text{ZKBag}}_{\text{Init}}, \text{Sim}^{\text{ZKBag}}_{\text{Insert}}, \text{Sim}^{\text{ZKBag}}_{\text{Remove}}, \text{Sim}^{\text{ZKBag}}_{\text{VerEmpty}}) \) be the simulator for our \( \pi^{\text{ZKDisj}} \) protocol.

1. Setup: Sim uses \( \text{Sim}^{\text{ZKBag}}_{\text{Setup}} \) to simulate the setup protocol.

2. Initialization Phase: Sim uses \( \text{Sim}^{\text{ZKBag}}_{\text{Init}} \) to simulate initializing a ZKBag. For each \( i \in [\ell] \), it then honestly invokes \( \pi^{\text{LCom}}_{\text{Commit}} \) to compute public commitments to trivially satisfied relaxed-R1CS instances and uses \( \text{Sim}^{\text{ZKBag}}_{\text{Insert}} \) to simulate inserting these commitments in the simulated ZKBag. Sim also initializes the map \( M \) as described in the protocol.

3. Execution Phase: For each \( j \in [\ell] \), Sim proceeds as follows: Set \( \overrightarrow{w_j} = \overrightarrow{0} \). Additionally, if \( \overrightarrow{x_j} \) is unknown to the receiver, set \( \overrightarrow{x_j} = \overrightarrow{0} \). Invoke \( \pi^{\text{LCom}}_{\text{Commit}} \) to compute a commitment to \( \overrightarrow{z_j} = \overrightarrow{x_j} \| \overrightarrow{q_i} \| 1 \). Set \( \overrightarrow{z'} = \overrightarrow{z} = \overrightarrow{\overrightarrow{0}} \). It honestly invokes \( \pi^{\text{LCom}}_{\text{Perm}} \) to compute commitments to these values. Use \( \text{Sim}^{\text{ZKBag}}_{\text{Remove}} \) to simulate removing \( [\overrightarrow{z}] \) and \( [\overrightarrow{e}] \) from the simulated bag. Finally, it samples \( r \leftarrow \mathbb{F} \), computes \( [\overrightarrow{z}'] \) and \( [\overrightarrow{e}'] \) using \( r \) and the above commitments as described in the protocol using \( \pi^{\text{LCom}}_{\text{Comb}} \). Finally, it uses \( \text{Sim}^{\text{ZKBag}}_{\text{Insert}} \) to simulate inserting \( [\overrightarrow{z}] \) and \( [\overrightarrow{e}] \) in the simulated ZKBag.

4. Verification Protocol: For each \( i \in [\ell] \), the simulator sets \( \overrightarrow{T_i} = \overrightarrow{z}(1,1) = \overrightarrow{z}(1,2) = \overrightarrow{e}(1,1) = \overrightarrow{e}(1,2) = \overrightarrow{0} \) and invokes \( \pi^{\text{LCom}}_{\text{Commit}} \) to compute commitments to these values. For each \( i \in [\ell] \), it then uses \( \text{Sim}^{\text{ZKBag}}_{\text{Remove}} \) to simulate removing \( [\overrightarrow{z}] \) and \( [\overrightarrow{e}] \) from the simulated ZKBag. Uses the above commitments along with \( r \) to compute \( [\overrightarrow{z}'] \) and \( [\overrightarrow{e}'] \) as described in the protocol using \( \pi^{\text{LCom}}_{\text{Comb}} \). Then use \( \text{Sim}^{\text{ZKBag}}_{\text{VerEmpty}} \) to simulate demonstrating that the ZKBag is empty. Finally, for each \( i \in [\ell] \), it samples \( \overrightarrow{z}_i, \overrightarrow{e}_i \) such that \( A_i \cdot \overrightarrow{z}_i \oplus B_i \cdot \overrightarrow{z}_i = \gamma = u_i \cdot (C \cdot \overrightarrow{z}_i) + e_i \). It uses these values and runs \( \text{Equiv}^{\text{LCom}} \) to compute an equivocal opening for \( \overrightarrow{z}_i, \overrightarrow{e}_i \) and invokes \( \pi^{\text{LCom}}_{\text{Open}} \) using these openings.

We now show that the view of the receiver when interacting with the simulator Sim is the computationally close to the view of the receiver interacting with the honest sender. We proceed with a hybrid argument. Let Hybrid_0 denote the interaction between the receiver and the honest sender.

- Hybrid_1: Let Hybrid_1 be the same as Hybrid_0, but Sim simulates \( \pi^{\text{ZKBag}} \). By the zero-knowledge property of \( \pi^{\text{ZKBag}} \), the view of the receiver in Hybrid_1 and Hybrid_0 are computationally close.

- Hybrid_2: This hybrid is similar to Hybrid_1, except that in the verification protocol in this hybrid, for each \( i \in [\ell] \), Sim samples \( \overrightarrow{z}_i, \overrightarrow{e}_i \) such that \( A_i \cdot \overrightarrow{z}_i \oplus B_i \cdot \overrightarrow{z}_i = \gamma = u_i \cdot (C \cdot \overrightarrow{z}_i) + e_i \). It uses these values and runs \( \text{Equiv}^{\text{LCom}} \) to compute an equivocal opening for \( \overrightarrow{z}_i, \overrightarrow{e}_i \) and invokes \( \pi^{\text{LCom}}_{\text{Open}} \) using these openings. By equivocation property \( \pi^{\text{LCom}} \), the view of the receiver in Hybrid_1 and Hybrid_2 are computationally close.

- Hybrid_3: This hybrid is the same as Hybrid_2, except that instead of computing commitments to honestly computed values, Sim computes commitments to \( \overrightarrow{0} \). By the hiding property of \( \pi^{\text{LCom}} \), view of receiver in Hybrid_2 and Hybrid_3 are computationally close.

Note that the view of the receiver in Hybrid_3 is distributed the same as the view of the receiver when interacting with the simulator above. Thus, we have concluded our proof.

Knowledge Soundness. Let \( c^{\text{LCom}} \) be the extractor of the linearly homomorphic commitment scheme. Given a verifying proof transcript for \( \pi^{\text{ZKDisj}} \), the extractor \( c \) for our \( \pi^{\text{ZKDisj}} \) protocol runs \( c^{\text{LCom}} \) to simply extract the extended witness \( \overrightarrow{z}_j \) from \( [\overrightarrow{z}_j] \), for each \( j \in [\ell] \). The probability that the \( \exists j \in [\ell] \) such that for each \( i \in [\ell] \), the extracted \( \overrightarrow{z}_j \) is not a satisfying extended witness for \( (A_i, B_i, C_i) \) depends on the following:
\( E^{\text{LCom}} \) failed to extract the correct value, which only happens with negligible probability due to the binding property of \( \pi^{\text{LCom}} \).

The adversary succeeds in violating knowledge soundness of \( \pi^{\text{ZKBag}} \), which also happens with negligible probability.

The adversary manages to cheat by successfully guessing at least one of the \( t + \ell \) random challenges sampled by the verifier. Since the verifier samples these challenges uniformly at random from \( F \), this probability is \( \frac{t + \ell}{|F|} \), which is exponentially small for a large field.

Therefore, the overall probability that this extractor fails to extract a satisfying set of extended witnesses from a verifying transcript is negligibly small.

\[ \square \]

7  Dora: Zero-Knowledge for RAM Programs

In this section, we show how to compose the memory consistency protocol from Section 5 and our protocol for checking processor instructions from Section 6 to realize a zero-knowledge proof system for RAM programs.

**RAM Program (Von Neumann Architecture).** At each step, the processor maintains a local state \( \vec{s}_j = (pc, \text{Reg}_1, \ldots, \text{Reg}_k) \), where \( pc \) denotes the program counter and we use \( \text{Reg}_1, \ldots, \text{Reg}_k \) to refer to values stored in its local registers. Let \( \mathcal{I} = \{I_1, \ldots, I_{\ell} \} \) be the set instructions supported by the processor.

**NP Relation \( R^{\text{zkRAM}} \).** In order to prove correct execution of a RAM program, we design a custom LinCom based commit-and-prove style zero-knowledge proof system (see 3.2) for the following relation: Let \( M_0 \) denote the public initial state of the memory and \( \vec{s}_0 \) denote the initial state of the processor (which is not public). For each processor step \( j \in [\ell] \), given commitments \( [\vec{s}_j], [\text{inst}_j], [\text{ReadVal}_j], [\text{OldWriteVal}_j] \), where \( [\vec{s}_j] \) is a concatenation of commitments to the program counter \( [pc_j] \) and values stored in the registers including (but not limited to) \( [\text{ReadAddr}_j], [\text{WriteAddr}_j], [\text{WriteVal}_j] \), the prover wants to convince the verifier that it knows the corresponding values and opening information such that the following is satisfied:

- \( \text{inst}_j \) is the value stored in the memory at location \( pc_{j-1} \).
- \( \text{ReadAddr}_j \) is stored in the appropriate registers in \( \vec{s}_{j-1} \) and \( \text{ReadVal}_j \) is the value stored in the memory at location \( \text{ReadAddr}_j \).
- \( \vec{s}_j \) (containing \( \text{ReadAddr}_j, \text{WriteVal}_j \) in the appropriate registers) is the outcome of evaluating \( I_{\text{inst}_j} \) on input \( \vec{s}_{j-1}, \text{ReadVal}_j \).
- Old value \( \text{OldWriteVal}_j \) at location \( \text{WriteAddr}_j \) in the memory is replaced with \( \text{WriteVal}_j \).

For each \( i \in [\ell] \), we use \( (A_i, B_i, C_i) \) to denote the R1CS relation for the predicate that checks if the outcome of applying \( I_i \) on some input \( (\vec{s}_t, \text{ReadVal}) \) is \( \vec{s}_t \) (which contains values \( \text{WriteAddr}, \text{WriteVal} \) in the appropriate registers).

**Commit-and-Prove ZK Proof System for \( R^{\text{zkRAM}} \).** Let \( \pi^{\text{LCom}} \) be a linearly homomorphic commitment scheme, \( \pi^{\text{zkDisj}} \) be the protocol from Section 6 for the set of R1CS relations \( (A_i, B_i, C_i)_{i \in [\ell]} \) and \( \pi^{\text{Memory}} \) be the protocol for checking memory consistency from Section 5. Dora works as follows:

- **Setup** \( \pi^{\text{zkRAM}}_{\text{Setup}} \): Sen and Rec invoke \( \pi^{\text{LCom}}_{\text{Setup}} \) to obtain \( pp, skey \) and \( rkey \).
- **Prove** \( \pi^{\text{zkRAM}}_{\text{Prove}} \): We divide the prover protocol into an initialization phase and an execution phase:
  1. *Initialization Phase*: Sen and Rec proceed as follows:
- Invoke $\pi_{\text{LCom}}^{\text{Commit}}$ on $\vec{s}_0 \rightarrow M_0$ to get $[\vec{s}_0] \text{ and } [M_0]$.
- Invoke $\pi_{\text{Memory}}^{\text{Init}}$ on $[M_0]$ to initialize the memory.
- Run the Initialization Phase of $\pi_{\text{Prove}}^{\text{ZKDisj}}$.

2. **Execution Phase:** For each $j \in [t]$, Sen and Rec proceed as follows:

- Invoke $\pi_{\text{LCom}}^{\text{Commit}}$ to compute commitments $[\vec{s}_j], [\text{inst}_j], [\text{ReadVal}_j], [\text{ReadWriteVal}_j]$. We assume that $[\vec{s}_j]$ is a concatenation of commitments to the program counter $[\vec{pc}_j]$ and values stored in the registers including $[\text{ReadAddr}_j], [\text{WriteAddr}_j], [\text{WriteVal}_j]$. Use $[\text{ReadVal}_j], [\vec{s}_{j-1}], [\vec{s}_j]$ and invoke $\pi_{\text{LCom}}^{\text{Commit}}$ as needed to compute a commitment to the extended witness $[\vec{z}_\text{inst}_j]$ for the relation $(A_{\text{inst}_j}, B_{\text{inst}_j}, C_{\text{inst}_j})$.
- Invoke $\pi_{\text{Memory}}^{\text{Read}}$ to read $[\text{inst}_j]$ from address $[\vec{pc}_{j-1}]$ and to read $[\text{ReadVal}_j]$ from address $[\text{ReadAddr}_j]$.
- Invoke $\pi_{\text{Memory}}^{\text{Update}}$ to replace $[\text{ReadWriteVal}_j]$ with $[\text{WriteVal}_j]$ at the location $[\text{WriteAddr}_j]$.
- Finally, run the $j^{th}$ step in the execution phase in $\pi_{\text{Prove}}^{\text{ZKDisj}}$ using $[\vec{z}_\text{inst}_j]$ and branch index $\text{inst}_j$.

- **Verify $\pi_{\text{Verify}}^{\text{zkRAM}}$:** Sen and Rec invoke $\pi_{\text{Memory}}^{\text{Verify}}, \pi_{\text{ZKDisj}}^{\text{Verify}}$ and $\pi_{\text{LCom}}^{\text{Open}}$ on $[\vec{s}_i]$ and $[M_i]$. Output 1, if all these checks verify.

**Theorem 7.1.** Assumption that $\pi_{\text{LCom}}$ in a secure linearly homomorphic commitment scheme (see Section 3.1), $\pi_{\text{Memory}}$ is a protocol for checking memory consistency (see Section 5) and $\pi_{\text{ZKDisj}}$ be a commit-and-prove zero-knowledge for $R_{\text{ZKDisj}}$ as defined in Section 6. Then the above protocol $\pi_{\text{zkRAM}} = (\pi_{\text{Setup}}, \pi_{\text{Prove}}, \pi_{\text{Verify}}^{\text{zkRAM}})$ is a LinCom-based commit-and-prove zero-knowledge as defined in Section 3.2 for $R_{\text{zkRAM}}$.

**Proof. Correctness.** Correctness follows from correctness of Linearly Homomorphic commitment $\pi_{\text{LCom}}$, memory consistency protocol $\pi_{\text{Memory}}$ and protocol for verifying processor execution $\pi_{\text{ZKDisj}}$.

**Zero-Knowledge.** Let $\text{Sim}_{\text{Memory}} = (\text{Sim}_{\text{Setup}}, \text{Sim}_{\text{Init}}, \text{Sim}_{\text{Insert}}, \text{Sim}_{\text{Remove}}, \text{Sim}_{\text{VerifyEmpty}})$ be the simulator for $\pi_{\text{Memory}}$ and let $\text{Sim}_{\text{ZKDisj}}$ be the simulator for $\pi_{\text{ZKDisj}}$. The simulator $\text{Sim}$ for our $\pi_{\text{zkRAM}}$ protocol proceeds like the Sen in an honest execution of $\pi_{\text{zkRAM}}$, except that: (1) Instead of running $\pi_{\text{Memory}}$ honestly, it uses $\text{Sim}_{\text{Memory}}$ to simulate operations in $\pi_{\text{Memory}}$, (2) instead of running $\pi_{\text{ZKDisj}}$ honestly, it uses $\text{Sim}_{\text{ZKDisj}}$ to simulate operations in $\pi_{\text{ZKDisj}}$ and (3) whenever the parties invoke $\pi_{\text{LCom}}^{\text{Commit}}$ (except when committing to $M_0$), Sen computes a commitment to $\vec{0}$. Commitment to $M_0$ is computed honestly as described in the protocol.

We now show that view of the receiver when interacting with the simulator $\text{Sim}$ is the computationally close to the view of the receiver interacting with the honest sender. We proceed with a hybrid argument. Let Hybrid$_0$ denote the interaction between the receiver and the honest sender.

- **Hybrid$_1$:** Let Hybrid$_1$ be the same as Hybrid$_0$, but $\text{Sim}$ simulates $\pi_{\text{Memory}}$. By the zero-knowledge property of $\pi_{\text{Memory}}$, the view of the receiver in Hybrid$_1$ and Hybrid$_0$ are computationally close.

- **Hybrid$_2$:** This hybrid is similar to Hybrid$_1$, except that $\text{Sim}$ simulates $\pi_{\text{ZKDisj}}$. By the zero-knowledge property of $\pi_{\text{ZKDisj}}$, the view of the receiver in Hybrid$_1$ and Hybrid$_2$ are computationally close.

- **Hybrid$_3$:** This hybrid is the same as Hybrid$_2$, except that instead of computing commitments to honestly computed (private) values, $\text{Sim}$ computes commitments to $\vec{0}$. By the hiding property of $\pi_{\text{LCom}}$, view of receiver in Hybrid$_2$ and Hybrid$_3$ are computationally close.

Note that the view of the receiver in Hybrid$_3$ is distributed the same as the view of the receiver when interacting with the simulator above. Thus, we have concluded our proof.

**Knowledge Soundness.** Let $\mathcal{E}^{\text{LCom}}$ be the extractor of the linearly homomorphic commitment scheme. Given a verifying proof transcript for $\pi_{\text{zkRAM}}$, the extractor $\mathcal{E}$ for our $\pi_{\text{zkRAM}}$ protocol runs $\mathcal{E}^{\text{LCom}}$ to simply extract the values from all commitments computed during the protocol. The probability that extracted values do not satisfy the relation $\mathcal{R}_{\text{zkRAM}}$ as described in Section 7, depends on the following:
• $\mathcal{E}^{\text{LCom}}$ failed to extract the correct value, which only happens with negligible probability due to the binding property of $\pi^{\text{LCom}}$.

• The adversary succeeds in violating knowledge soundness of $\pi^{\text{Memory}}$, which also happens with negligible probability.

• The adversary succeeds in violating knowledge soundness of $\pi^{\text{ZKDisj}}$, which also happens with negligible probability.

Therefore, the overall probability that this extractor fails to extract a satisfying set of extended witnesses from a verifying transcript is negligibly small.

8 Implementation and Evaluation

In order to evaluate the concrete performance of Dora, we implement it and perform benchmarks. Specifically, we provide separate speed benchmarks for the memory consistency checks (Section 5) and processor instruction checks (Section 6). We find that this does a good job highlighting Dora’s performance. Additionally, we find that our processor instruction check are the bottlenecks for performance (with each step taking several milliseconds), whereas memory consistency checks are virtually free in comparison (with each memory operation taking several microseconds). As such, the benchmarks for processor instructions are a sufficient estimate of Dora’s end-to-end performance.

Implementation and Benchmark Configuration. We implement Dora in Rust on top of Galois’ swanky [Gal19] framework, a suite of secure computation and zero-knowledge tools. Our code is intentionally designed to be interoperable with the emerging SIEVE intermediary representation (IR) [sie] standard such that it can interface with other emerging zero-knowledge techniques. Our code will be made public upon publication. To instantiate our linearly homomorphic commitments, we use vector oblivious linear evaluation (VOLE) base commitments, like other state-of-the-art interactive zero-knowledge protocols (e.g. QuickSilver [YSWW21]). swanky generates the prerequisite VOLE correlations using KOS OT-extension protocol [KOS15]. These correlations are computed “just-in-time,” rather than in a pre-processing phase; the resulting interaction introduces a non-trivial overhead in our implementation which is included in all benchmarks. We also include all setup costs in our benchmarks. Our evaluation is done over a 61-bit prime field.

We run benchmarks on a typical, commodity laptop (Intel i7-11800H @ 2.3 GHz and 64 GB of RAM). Additionally, we run benchmarks on an AWS server (Intel Xeon Platinum 8259C @ 2.50GHz and 128 GB of RAM); we include the benchmarks from this later configuration in Appendix A. We run the prover and verifier on the same hardware and simulate network conditions using tc(8) and netem(8). The bandwidth in our benchmarks is limited to 1Gbps and we simulate multiple network latencies. Specifically, we simulate localhost/colocated computation (latency = 0ms), intracountry/intrastate settings (latency = 10ms) and Europe-to-West-Coast conditions (latency = 100ms).

8.1 Processor Instruction Checks

We begin by benchmarking our disjunctive zero-knowledge protocol that ensures each application of the processor circuit is done correctly (Section 6). We realize this protocol as a custom plugin for the SIEVE IR [sie] which takes in a set of functions (i.e., the instructions) over which to do the disjunction. The result is a plugin that can be called with the same number of inputs and outputs as the provided functions.

In order to benchmark this construction, we generate uniformly random instruction circuits with a prescribed number of multiplication gates. We do this by repeatedly sampling a random addition/multiplication gate with probability $1/2$ until the desired number of multiplication gates is reached. To connect these gates, we sample random input wires for each new gate from the set of previous output wires. The result is circuits with random topology, a good approximation for the worst case for efficiency.
Figure 5: ZK for disjunctions: number of disjunction applications per second. Running on Intel i7-11800H.

**Benchmarks.** We present the results of our benchmarks in two tables:

1. In Figure 5, we show how many processor steps Dora proves per second for processors of varying complexity. To compute these values, we prove 50,000 copies of the processor circuit, where a random instruction is chosen in each step. We vary the number of multiplication gates in each instruction in the set \{2^6, 2^9, 2^{12}, 2^{15}\} and vary the number of instructions supported by the processor in the set \{2^6, 2^9, 2^{12}, 2^{15}\}. Note that the overhead of setup and verifying the final R1CS instances grows as the number of instructions grows and the size of the instructions grows. When the number of instructions reaches \(2^{15}\), this overhead becomes non-trivial (compared to the fixed 50,000 steps) and begins to become visible in the benchmarks. We note that our machine ran out of memory for \(2^{15}\) instructions of size \(2^{15}\) simply because the overhead for holding the descriptions of the instructions was too high.

2. In Figure 6, we aim to illustrate that the marginal cost of proving each additional step of the processor is constant in the number of instructions. To do this, we run the same experiment as in (1), but for 25,000 processor steps, interpolate between the two points and compute the time taken to prove each of the additional 25,000 steps. In this table, the asymptotic characteristic of Dora becomes very clear: the marginal cost per-step is constant as the number of instructions in the processor increases.

Recall that the total cost of proving a step of a processor in Dora is a single invocation of this protocol, plus several memory access operations. As we show in the next subsection, the costs of these memory operations are marginal compared to checking the processor instructions. As such, we use the benchmarks provided in Figure 5 and Figure 6 as a good approximation of the overall performance of Dora.

### 8.2 Memory Checking

We now turn our attention to benchmarking the memory consistency checking protocol presented in Section 5. When implementing this protocol, we integrate several minor changes. Namely, because of the high number of rounds in the ZKbag protocol we apply Fiat-Shamir to compute tag challenges, but we do not use Fiat-Shamir in the final consistency check. The resulting protocol remains designated verifier, as we still use VOLE for all commitments. Additionally, because the security of ZKBag is statistical in the size of the field (a 61-bit prime field), we need to...
Network Latency: 0 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^5$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^5$</td>
<td>0.60 ms</td>
<td>0.69 ms</td>
<td>0.59 ms</td>
<td>0.63 ms</td>
<td>0.59 ms</td>
</tr>
<tr>
<td>$2^6$</td>
<td>2.36 ms</td>
<td>2.46 ms</td>
<td>2.37 ms</td>
<td>2.29 ms</td>
<td>2.56 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>6.85 ms</td>
<td>7.36 ms</td>
<td>6.44 ms</td>
<td>6.58 ms</td>
<td>6.96 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>16.97 ms</td>
<td>16.52 ms</td>
<td>18.07 ms</td>
<td>16.68 ms</td>
<td></td>
</tr>
</tbody>
</table>

Network Latency: 10 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^5$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^5$</td>
<td>0.61 ms</td>
<td>0.56 ms</td>
<td>0.63 ms</td>
<td>0.62 ms</td>
<td>0.69 ms</td>
</tr>
<tr>
<td>$2^6$</td>
<td>2.42 ms</td>
<td>2.31 ms</td>
<td>2.52 ms</td>
<td>2.31 ms</td>
<td>2.61 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>6.42 ms</td>
<td>6.52 ms</td>
<td>6.58 ms</td>
<td>6.70 ms</td>
<td>7.42 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>17.02 ms</td>
<td>17.38 ms</td>
<td>17.01 ms</td>
<td>17.74 ms</td>
<td></td>
</tr>
</tbody>
</table>

Network Latency: 100 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^5$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^5$</td>
<td>1.19 ms</td>
<td>1.24 ms</td>
<td>1.25 ms</td>
<td>1.17 ms</td>
<td>1.17 ms</td>
</tr>
<tr>
<td>$2^6$</td>
<td>3.94 ms</td>
<td>4.01 ms</td>
<td>3.92 ms</td>
<td>4.04 ms</td>
<td>3.98 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>11.16 ms</td>
<td>11.35 ms</td>
<td>11.12 ms</td>
<td>11.21 ms</td>
<td>10.77 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>28.36 ms</td>
<td>27.89 ms</td>
<td>27.73 ms</td>
<td>27.73 ms</td>
<td></td>
</tr>
</tbody>
</table>

Figure 6: ZK for disjunctions: marginal cost for additional disjunction applications. Running on Intel i7-11800H.

Figure 7: Number of RAM operations (READ/WRITE) per second. Running on Intel i7-11800H.

sample two field elements for each tag. With this approach we get $\approx 122$ bits of computation security. The rest of the protocol is unmodified.

**Benchmarks.** As before, present the results of our benchmarks in two tables:

1. In Figure 7 we show the average number of memory operations (READ/WRITE) per second averaged over $2^{23}$ operations. To illustrate that the size of the memory does not meaningfully impact performance, we initialize a memory space of size $\{2^{12}, 2^{14}, 2^{16}, 2^{18}, 2^{20}\}$.

2. In Figure 8 we show the marginal cost of each additional memory operation to highlight the asymptotic behavior of our construction. We do this by computing the difference in runtime for performing $2^{22}$ operations and $2^{23}$ operations.

We note that performance starts to degrade when the network latency hits 100ms. This is an artifact of the on-demand nature of the VOLE computation in swanky. Because correlations are not computed upfront, the computation must pause in order to generate more VOLE correlations. Because this correlation generation protocol is a multi-round protocol, when the latency increases VOLE correlation generation dominates the overall cost. We emphasize that this is not a fundamental limitation of the protocol but rather a limitation of swanky. By using Fiat-Shamir, the online phase of our protocol becomes constant round and the required number of correlations could be computed in an offline phase.
Figure 8: Observe that the marginal cost for a RAM access is independent of the size of the memory space. Running on Intel i7-11800H.

Acknowledgements

The authors would like to thank Yibin Yang for providing benchmarks by correspondence to help clarify the comparison with concurrent work provided in Appendix A. The second author is funded by Concordium Blockchain Research Center, Aarhus University, Denmark, implementation work was undertaken while at Galois partially funded by the FROMAGER (SIEVE) grant. The third author is supported by the National Science Foundation under Grant #2030859 to the Computing Research Association for the CIvFellows Project and is supported by DARPA under Agreement No. HR00112020021. Any opinions, findings and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the United States Government or DARPA.

References


<table>
<thead>
<tr>
<th>Reference</th>
<th>Authors</th>
<th>Title</th>
<th>Conference/Details</th>
</tr>
</thead>
</table>
A Comparison with Concurrent Work

The concurrent works of Yang et al. [YHH+23] [CCS 2023] and Yang and Heath [YH23] [USENIX Security 2024] are both deeply related to the RAM zero-knowledge approach we develop in this work. More specifically, Yang et al. [YHH+23] proposed Batchman and Robin, a pair of techniques that produce interactive zero-knowledge specially designed for proving a batch of disjunctions (eg. a set of processor circuits). Yang and Heath [YH23] proposed a new approach for creating zero-knowledge random access memory based on a pair of permutation proofs.

Although not done, it is straightforward to combine these two works to achieve a RAM zero-knowledge protocol with better/similar concrete performance as Dora for a small/moderate number of instructions, although the asymptotic behavior of Dora is better. We believe that our work is complementary to these results, as we provide a different set of techniques that reach the same overarching goal. Additional research is required to identify the best way to combine these techniques in order to produce performant zero-knowledge proofs of RAM program execution in many settings and it is likely that viewing these three works together will uncover new techniques.

Given the concurrent nature of the works, we give a best-effort comparison with Dora below. In general, we find that the microbenchmarks in Dora are slightly slower than the respective performance metrics reported in [YHH+23] and [YH23]. We note, however, that the comparison reduces to concrete constants, and thus even minor engineering choices could influence this comparison.

Batchman and Robin [YHH+23]. Yang et al. [YHH+23] begin by proposing Robin, a more communication efficient approach to disjunctive, VOLE-based zero-knowledge. Their key insight is that the prover and verifier, given a linearly homomorphic commitment to an extended witness, can compress that satisfiability check of each clause in the disjunction down to a constant size check (ie. if a committed value is 0). This protocol requires only a single random challenge from the verifier. They then propose Batchman, a way to batch many instances of these disjunctive statements together. They accomplish this by having the prover commit to the branch they want to satisfy in each statement in the batch, and then do a bespoke membership proof to show that the commitment contains a valid clause.

We note that Batchman does a small linear amount of work in the number of clauses in the disjunction, meaning Dora’s asymptotic behavior is slightly better. However, we believe that using a ZKBag (or the read-only memory construction from [YH23]), the scheme can be improved to avoid this linear dependence on the number of clauses.

We provide benchmarks for proving disjunctions with Dora on equivalent hardware used to evaluate Batchman in Figure 10. Additionally, we prove a marginal, per-step timing on this hardware in Figure 11. In order to attempt to provide apples-to-apples comparisons of our evaluations, we contacted the authors of [YHH+23] to obtain results for a greater number of clauses (see Figure 9) on a machine similar to the server (Intel Xeon Platinum 8259C) we used for our benchmarks. Although their setup is slightly different (e.g. consisting of two independent colocated machines), we observe that for the same bandwidth (1 Gbps) and $2^{15}$ clauses Dora has very similar performance (see Figure 10).

Two Shuffles Make a RAM [YH23]. Yang and Heath also recently proposed a new approach for creating zero-knowledge random access memory. Their approach, which is very similar to ours, uses two permutation proofs to ensure that memory is treated consistently. While Dora uses time-stamping to ensure that a prover does not “read from the future,” Yang and Heath use set membership proofs (which they implement using one of their permutation proofs). Their approach yields a circuit for random access memory, while ours results in a protocol. We provide benchmarks to compare concrete performance of our schemes, but note that the two share are conceptual core such that we would not anticipate performance to significantly diverge.

We provide benchmarks for memory access with Dora on equivalent hardware used in [YH23] in Figure 12 and marginal, per-access timing on this hardware in Figure 13. In Figure 10 of [YH23], the authors report $\sim 1.5\mu s$ per memory operation, while Dora’s performance is $\sim 3\mu s$. 

36
<table>
<thead>
<tr>
<th>Gates Per Clause $2^k$</th>
<th>1 Gbps</th>
<th>500 Mbps</th>
<th>100 Mbps</th>
<th>50 Mbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^{12}$</td>
<td>82.88</td>
<td>63.09</td>
<td>21.77</td>
<td>11.84</td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>17.88</td>
<td>14.08</td>
<td>5.16</td>
<td>2.89</td>
</tr>
</tbody>
</table>

Figure 9: Batchman performance. Showing the number of disjunction applications per second for $2^{15}$ clauses with varying numbers of multiplication gates.

<table>
<thead>
<tr>
<th>Network Latency: 0 ms</th>
<th>Mul. Per Clause $2^k$</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^9$</td>
<td>657.89</td>
<td>657.92</td>
<td>653.18</td>
<td>648.31</td>
<td>479.91</td>
<td></td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>246.06</td>
<td>246.49</td>
<td>245.81</td>
<td>242.40</td>
<td>179.95</td>
<td></td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>87.37</td>
<td>86.47</td>
<td>85.99</td>
<td>81.70</td>
<td>62.20</td>
<td></td>
</tr>
<tr>
<td></td>
<td>35.14</td>
<td>34.85</td>
<td>34.38</td>
<td>32.92</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Network Latency: 10 ms</th>
<th>Mul. Per Clause $2^k$</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^9$</td>
<td>650.10</td>
<td>654.53</td>
<td>650.02</td>
<td>637.90</td>
<td>474.17</td>
<td></td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>245.26</td>
<td>245.45</td>
<td>243.59</td>
<td>242.27</td>
<td>179.52</td>
<td></td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>86.56</td>
<td>86.26</td>
<td>85.70</td>
<td>81.95</td>
<td>61.89</td>
<td></td>
</tr>
<tr>
<td></td>
<td>35.17</td>
<td>34.66</td>
<td>34.43</td>
<td>32.91</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Network Latency: 100 ms</th>
<th>Mul. Per Clause $2^k$</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^9$</td>
<td>474.38</td>
<td>472.92</td>
<td>473.04</td>
<td>464.44</td>
<td>349.20</td>
<td></td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>177.09</td>
<td>178.46</td>
<td>177.06</td>
<td>174.42</td>
<td>131.27</td>
<td></td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>62.89</td>
<td>62.93</td>
<td>62.64</td>
<td>59.91</td>
<td>45.69</td>
<td></td>
</tr>
<tr>
<td></td>
<td>25.36</td>
<td>25.36</td>
<td>25.15</td>
<td>24.15</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 10: ZK for disjunctions: number of disjunction applications per second. Single-threaded running on Intel Xeon Platinum 8259C. See Section 8 for details on the experimental setup.
### Network Latency: 0 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^0$</td>
<td>1.50 ms</td>
<td>1.50 ms</td>
<td>1.52 ms</td>
<td>1.52 ms</td>
<td>1.52 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>4.06 ms</td>
<td>4.00 ms</td>
<td>4.00 ms</td>
<td>3.63 ms</td>
<td>4.14 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>11.19 ms</td>
<td>11.38 ms</td>
<td>11.41 ms</td>
<td>11.48 ms</td>
<td>11.71 ms</td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>28.22 ms</td>
<td>28.46 ms</td>
<td>28.71 ms</td>
<td>29.21 ms</td>
<td></td>
</tr>
</tbody>
</table>

### Network Latency: 10 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^0$</td>
<td>1.53 ms</td>
<td>1.51 ms</td>
<td>1.52 ms</td>
<td>1.56 ms</td>
<td>1.55 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>4.06 ms</td>
<td>4.08 ms</td>
<td>4.06 ms</td>
<td>3.55 ms</td>
<td>4.08 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>11.34 ms</td>
<td>11.29 ms</td>
<td>11.34 ms</td>
<td>11.38 ms</td>
<td>11.86 ms</td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>28.02 ms</td>
<td>28.59 ms</td>
<td>28.34 ms</td>
<td>28.92 ms</td>
<td></td>
</tr>
</tbody>
</table>

### Network Latency: 100 ms

<table>
<thead>
<tr>
<th>Mul. Per Clause</th>
<th>$2^3$</th>
<th>$2^6$</th>
<th>$2^9$</th>
<th>$2^{12}$</th>
<th>$2^{15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^0$</td>
<td>2.04 ms</td>
<td>2.08 ms</td>
<td>2.08 ms</td>
<td>2.10 ms</td>
<td>2.11 ms</td>
</tr>
<tr>
<td>$2^9$</td>
<td>5.65 ms</td>
<td>5.55 ms</td>
<td>5.57 ms</td>
<td>5.13 ms</td>
<td>5.65 ms</td>
</tr>
<tr>
<td>$2^{12}$</td>
<td>15.57 ms</td>
<td>15.51 ms</td>
<td>15.63 ms</td>
<td>15.60 ms</td>
<td>16.16 ms</td>
</tr>
<tr>
<td>$2^{15}$</td>
<td>39.11 ms</td>
<td>39.30 ms</td>
<td>39.22 ms</td>
<td>39.87 ms</td>
<td></td>
</tr>
</tbody>
</table>

Figure 11: ZK for disjunctions: marginal cost (time) for any additional disjunction applications. Single-threaded running on Intel Xeon Platinum 8259C. See Section 8 for details on the experimental setup.

\[ t = 2^{24}, 2^{25} \]

<table>
<thead>
<tr>
<th></th>
<th>$2^{12}$</th>
<th>$2^{14}$</th>
<th>$2^{16}$</th>
<th>$2^{18}$</th>
<th>$2^{20}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ms</td>
<td>304619</td>
<td>304486</td>
<td>304089</td>
<td>303528</td>
<td>300505</td>
</tr>
<tr>
<td>10 ms</td>
<td>294554</td>
<td>294709</td>
<td>294771</td>
<td>293246</td>
<td>290424</td>
</tr>
<tr>
<td>100 ms</td>
<td>167889</td>
<td>167567</td>
<td>166947</td>
<td>164563</td>
<td>158010</td>
</tr>
</tbody>
</table>

Figure 12: ZK for memory operations: number of RAM operations (READ/WRITE) per second. Running on Intel Xeon Platinum 8259C. See Section 8 for details on the experimental setup.

\[ t \in \{2^{24}, 2^{25}\} \]

<table>
<thead>
<tr>
<th></th>
<th>$2^{12}$</th>
<th>$2^{14}$</th>
<th>$2^{16}$</th>
<th>$2^{18}$</th>
<th>$2^{20}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ms</td>
<td>2.89 $\mu$s</td>
<td>2.90 $\mu$s</td>
<td>2.89 $\mu$s</td>
<td>2.89 $\mu$s</td>
<td>2.88 $\mu$s</td>
</tr>
<tr>
<td>10 ms</td>
<td>2.98 $\mu$s</td>
<td>2.97 $\mu$s</td>
<td>2.99 $\mu$s</td>
<td>2.99 $\mu$s</td>
<td>2.99 $\mu$s</td>
</tr>
<tr>
<td>100 ms</td>
<td>5.31 $\mu$s</td>
<td>5.32 $\mu$s</td>
<td>5.29 $\mu$s</td>
<td>5.36 $\mu$s</td>
<td>5.26 $\mu$s</td>
</tr>
</tbody>
</table>

Figure 13: ZK for memory operations: marginal cost (time) for any additional RAM operations (READ/WRITE). Running on Intel Xeon Platinum 8259C. See Section 8 for details on the experimental setup.