AntMan: Interactive Zero-Knowledge Proofs with Sublinear Communication*

Chenkai Weng† Kang Yang‡ Zhaomin Yang§ Xiang Xie§ Xiao Wang†

Abstract

Recent works on interactive zero-knowledge (ZK) protocols provide a new paradigm with high efficiency and scalability. However, these protocols suffer from high communication overhead, often linear to the circuit size. In this paper, we proposed two new ZK protocols with communication sublinear to the circuit size, while maintaining a similar level of computational efficiency.

1. We designed a ZK protocol that can prove $B$ executions of any circuit $C$ in communication $O(B + |C|)$ field elements (with free addition gates), while the best prior work requires a communication of $O(B|C|)$ field elements. Our protocol is enabled by a new tool called as information-theoretic polynomial authentication code, which may be of independent interest.

2. We developed an optimized implementation of this protocol which shows high practicality. For example, with $B = 2048$, $|C| = 2^{20}$, and under 50 Mbps bandwidth and 16 threads, QuickSilver, a state-of-the-art ZK protocol based on vector oblivious linear evaluation (VOLE), can only prove 0.78 million MULT gates per second (mgps) and send one field element per gate; our protocol can prove 14 mgps ($18 \times$ improvement) and send 0.0064 field elements per gate ($156 \times$ improvement) under the same hardware configuration.

3. Extending the above idea, we constructed a ZK protocol that can prove a single execution of any circuit $C$ in communication $O(|C|^{3/4})$. This is the first ZK protocol with sublinear communication for an arbitrary circuit in the VOLE-based ZK family.

1 Introduction

Zero-knowledge (ZK) proofs allow a prover to convince a verifier that a circuit $C$ is satisfiable in such a way that the verifier learns nothing beyond the satisfiability of circuit $C$. This work focuses on interactive (and thus designated-verifier) zero-knowledge proofs of knowledge that often feature high computational efficiency and scalability. ZKGC [JKO13] is an early result of such-type ZK proofs, and requires $\lambda$ bits of communication per AND gate for a computational security parameter $\lambda$. More recently, ZK protocols based on vector oblivious linear evaluation (VOLE) [WYKW21, DIO21, BMRS21, YSWW21, WYX+21, BBMH+21, DILO22] have emerged with comparable or even better computational efficiency while reducing the communication to one field element per multiplication gate (thus 1 bit per AND gate for Boolean circuits). State-of-the-art implementations [YSWW21, BBMH+21, DILO22] can prove tens of millions of gates per second and easily scale to prove trillions of gates. Although huge concrete improvement in

*“Heroes don’t get any bigger” (in communication).
†Northwestern University, {ckweng@u, wangxiao@cs}.northwestern.edu
‡State Key Laboratory of Cryptology, yangk@sklc.org
§Shanghai Key Laboratory of Privacy-Preserving Computation and MatrixElements Technologies, {yangzhaomin, xiexiang}@matrixelements.com
practicality, VOLE-based ZK protocols often require communication linear to the circuit size, something undesirable when the circuit is large.

There have been some attempts to address the communication complexity in VOLE-based ZK protocols, and prior works can reduce the communication for selected types of circuits. For example, protocol Mac’N’Cheese [BMRS21] incorporates the “stacking” [HK20] approach so that when proving a branch statement, the communication is only linear to the largest branch. QuickSilver [YSWW21] proposes a ZK protocol to prove the computation of multiple polynomials with communication only linear to the highest degree of all polynomials. We are also aware of a very recent work LPZKv2 [DILO22] that has up to $2\times$ improvement when the circuit structure is arbitrary, and the improvement can be higher when the circuit is more structured. Despite a fair amount of progress in reducing the communication, there are two central open questions:

1. **Sublinear communication for loops/SIMD circuits.** Loops appear in almost all common statements. In the context of ZK, they are closely related to another concept called as single instruction multiple data (SIMD) circuits, because the prover can provide an extended witness for the inputs and outputs of all iterations of a loop (and thus all iterations can be verified in parallel rather than sequential). A protocol that can take advantage of this structure would be very useful. For interactive ZK protocols, the closest is QuickSilver [YSWW21], which can only handle polylogarithmic-depth SIMD circuits: their protocol models circuits as polynomials, so a depth-$d$ circuit could lead to a degree-$2^d$ polynomial.

2. **Sublinear communication for arbitrary circuits.** When it comes to a single execution of an arbitrary circuit, no prior work can even break the communication barrier of one field element per gate, let alone sublinear communication. The most related result is LPZKv2 [DILO22], which needs 0.5 to 1 field elements per MULT gate and thus can achieve $2\times$ improvement at best.

Note that both of them are achievable in NIZKs, e.g., Ligero [AHIV17] and GKR-style proofs [GKR08, ZLW+21], but their performance and scalability are far less than interactive ZK proofs.

### 1.1 Our Contributions

In this paper, we make huge progress in designing scalable and computationally efficient interactive zero-knowledge protocols. Our new ZK protocols achieve sublinear communication complexity and maintain a similar level of computational efficiency compared to prior VOLE-based ZK proofs.

**Sublinear ZK proof for SIMD circuits.** We designed an interactive ZK protocol with sublinear communication for proving SIMD circuits. Our protocol only needs to communicate $O(B + |C|)$ field elements to prove $B$ executions of any circuit $C$ (which we will refer to as a $(B, |C|)$-SIMD circuit). The computational complexity is $O(B|C| \log B)$. This protocol is free for addition gates, and can be seamlessly integrated with existing VOLE-based ZK protocols so that one can use our new protocol to prove SIMD sub-circuits and use other protocols to prove non-SIMD parts. This new protocol crucially relies on a new commitment scheme called as information-theoretic polynomial authentication code (IT-PAC)$^1$ that can commit to a high-degree polynomial with constant communication cost. The main ZK protocol uses IT-PACs to commit to the wire values across all executions of the circuit and prove the correctness of the committed values gate-by-gate.

We implemented this protocol, and it shows great concrete performance. For example, under a 50 Mbps bandwidth and 16 threads, our implementation on $(2^{11}, 2^{20})$-SIMD circuits ($2^{31}$ multiplication gates) can prove 14 million multiplication gates per second, and communicates 0.0064 field elements per gate. Compared to a state-of-the-art VOLE-based ZK protocol QuickSilver, we achieve $18\times$ improvement in throughput and $156\times$ improvement in communication under the same network bandwidth and configuration.

---

$^1$It is a generalization of the closely related information-theoretic MAC.
SIMD circuits in the context of ZK appear widely in many statements and thus our protocol is widely applicable.

1. **RAM-based computation.** In the state-of-the-art RAM-based computation [FKL+21], each RAM access requires proving a small statement about the data consistency. In this case, $B$ is linear to the number of RAM operations, and $|C|$ is linear to the bit-length of the index and the payload.

2. **Deep neural network inference.** Many neural networks require repetitive non-linear operations, e.g., activation functions like ReLU and Sigmoid, at many layers on each model parameter. In this case, $B$ is linear to the neural-network model size, and $|C|$ is linear to the size of each non-linear operation.

3. **Hash/encrypt long messages.** Almost all cryptographic hash functions and encryption schemes involve repetitive structures of a compression function or a block cipher. This is true for ZK-friendly schemes as well. In this case, $B$ is linear to the message size; $C$ is the circuit of a compression function or a block cipher.

What’s more interesting, many applications above require a large $B \geq |C|$, in which case the communication complexity can be further reduced to $O(\sqrt{B|C|})$ by tuning the parameters.

**Sublinear ZK proof for generic circuits.** Further developing our ideas, we designed an interactive ZK protocol that achieves sublinear communication for proving a single execution of an arbitrary circuit. For any circuit $C$, this protocol only needs to send $O(|C|^{3/4})$ field elements with computational complexity of $O(|C| \log |C|)$. This is the first ZK protocol that achieves sublinear communication for proving an arbitrary circuit in the VOLE-based ZK family. The main idea is to break down the circuits into individual gates and prove them as SIMD circuits. Then we design a mechanism to check the consistency of wire values between different gates. Although IT-PACs can be used to check element-wise equality almost for free, the wiring of an arbitrary circuit can be highly complicated. This is addressed by a new cross-polynomial consistency check. We provide an in-depth technical overview of this protocol in Section 2.4.

Our improvements in communication come with heavier computation, i.e., the computational complexity is no longer linear to the circuit size compared to prior works [YSWW21, BBMH+21, DILO22]. However, we show that for SIMD circuits, our protocol achieves a very similar level of concrete computational efficiency, and we believe further improvement to our generic-circuit protocol can make it practical as well.

## 2 Technical Overview

### 2.1 VOLE-based ZK Proofs

We provide the relevant background of prior work on interactive zero-knowledge proofs [BMRS21, YSWW21, DIO21], which serves as a building block and also a starting point of our protocol. These ZK protocols work by using VOLE as an interactive commitment scheme and constructing a “commit-and-prove” protocol. Such a commitment is also referred to as information-theoretic message authentication code (IT-MAC) and we will use both names interchangeably. Briefly, to commit a value $x \in \mathbb{F}$ held by a prover $P$, we let $P$ obtain an MAC $M \in \mathbb{F}$, and let a verifier $V$ obtain a local key $K \in \mathbb{F}$ and a uniform global key $\Delta \in \mathbb{F}$, such that $M = K + x \cdot \Delta$. Prover $P$ can later open the value by sending $(x, M)$ to $V$, who can check that the above equation holds; a cheating prover trying to open to a different value (e.g., $x'$) would need to find a value $M'$ such that $M' = K + x' \cdot \Delta$, which is as hard as guessing $\Delta$. A detailed description of IT-MACs can be found in Section 3.1.

A VOLE-based ZK protocol works in two phases. First, two parties obtain IT-MACs of all wire values in the circuit; since IT-MACs are additively homomorphic, $P$ just needs to commit to all input wire values and the output wire values of all multiplication gates (where the commitments to the output wire values of
addition gates can be computed locally). Second, two parties run a sub-protocol to check that all multiplication gates are correctly computed, i.e., the committed output wire values are equal to the multiplication of the committed input wire values. The design of such checking is the core of prior works and state-of-the-art protocols only require communication sublinear to the circuit size. Overall, the communication mainly comes from the first step where committing one wire value requires \( P \) to send one field element. When proving a circuit with \(|C|\) multiplication gates, this step already requires communication of \(|C|\) field elements. As mentioned in the introduction, for circuits with certain structures (e.g., low-degree polynomials and branches), it is possible to obtain asymptotically better concrete communication, but no prior work can be applied to prove a single or multiple executions of an arbitrary circuit, for which the best-known result is still linear to the circuit size.

### 2.2 A New Commitment for Sublinear ZK

The main goal of this paper is to significantly reduce the communication of VOLE-based ZK protocols without giving up its merits: high concrete computational efficiency and memory scalability. To this end, our first step is to design a polynomial commitment scheme where the communication is sublinear to the polynomial degree. With computational tools, this is often easy: one could simply use a random oracle or, if additive homomorphism is needed, apply Reed-Solomon encoding first as in Ligero [AHIV17]. Here, the main challenge is to design a commitment scheme that is additively homomorphic, information-theoretic and has the extra properties that enable our sublinear ZK protocol.

Our idea is to extend VOLE-based commitments beyond linear relationships. However, the exact way of combining polynomials and IT-MACs is crucial. Suppose \( P \) wants to commit to a polynomial \( f(\cdot) \in \mathbb{F}[X] \) of degree at most \( k \). We let \( V \) sample a uniform key \( \Lambda \in \mathbb{F} \) and make \( V \) obtain \( f(\Lambda) \) in some way to be detailed later. By having \( V \) hold \( \Lambda \) and \( f(\Lambda) \), the polynomial \( f(\cdot) \) is statistically binding as long as \( P \) does not know \( \Lambda \). This is similar to how VOLE-based commitment works. Furthermore, it is additively homomorphic: if \( V \) uses the same key \( \Lambda \) across different polynomials \( f(\cdot) \) and \( g(\cdot) \), then \( V \) can compute the binding of polynomial \( h(\cdot) = f(\cdot) + g(\cdot) \) via \( h(\Lambda) = f(\Lambda) + g(\Lambda) \). However, it is not hiding as \( V \) knows the polynomial value evaluated at the point \( \Lambda \).

**Adding the hiding property.** Before we get into how we enable hiding, one crucial observation is that \( f(\Lambda) \) should be hidden from the prover \( P \) as well, in addition to the verifier \( V \): if \( P \) sees the evaluation on many \( P \)-known polynomials, it can solve \( \Lambda \) locally. One attempt is to mask the value \( f(\Lambda) \) and then raise the degree. For example, we can let \( P \) and \( V \) obtain \( M \in \mathbb{F} \) and \( K \in \mathbb{F} \), respectively, such that \( M = K + f(\Lambda) \cdot \Lambda \). This is a strict generalization of IT-MACs (when \( f(\cdot) \) is a constant) and would work as a polynomial commitment. However, as it will be clear soon, our protocol requires \( V \) to open \( \Lambda \) to \( P \) at some point, and then \( P \) proves statements about \( f(\Lambda) \) in zero-knowledge. This is challenging given this design: once \( \Lambda \) is revealed to \( P \), binding is not guaranteed.

Our idea is to compose an IT-MAC on top of a polynomial: we use VOLE (which has an independent global key \( \Delta \)) to authenticate the value \( f(\Lambda) \). For \( P \) to commit to a polynomial \( f(\cdot) \), we let \( P \) hold \( M \in \mathbb{F} \) and \( V \) hold \( K \in \mathbb{F} \) such that

\[
M = K + f(\Lambda) \cdot \Delta,
\]

where \( \Delta \) is a uniform global key of IT-MACs held by \( V \) and no party knows \( f(\Lambda) \). The commitment is now hiding and is still binding: a prover opening to \((M, f(\cdot)) \neq (M', f'(\cdot))\) means that \( M - M' = (f(\Lambda) - f'(\Lambda)) \cdot \Delta \). Except for probability \( O(1/|\mathbb{F}|) \), a cheating prover would need to guess at least \( \Lambda \) or \( \Delta \) to find such two tuples. Because this commitment scheme shares a lot of similarities with IT-MACs, we refer to this commitment scheme as information-theoretic polynomial authentication code (IT-PAC). It is information-theoretic because, after distributing the values (\( M \) and \( K \)) to the two parties, IT-PAC is both perfectly hiding and statistically binding. However, one can easily see that the distribution of IT-PACs
We observe that this property is "sacrificable" [DPSZ12]: any two pairs of polynomials
from $\Lambda$ there is no harm in revealing $\Lambda$ provides binding to IT-PACs and a prover knowing
$\Lambda$ to generate IT-MACs but the format itself is information-theoretic. In the following, we will describe how
to use IT-PACs to design sublinear ZK proofs, and then discuss how to distribute an IT-PAC with $O(1)$
 amortized communication for each polynomial.

2.3 Sublinear ZK Proof for SIMD Circuits

We briefly talk about our ZK protocol that can prove $B$ evaluations of any circuit $C$ in communication
$O(B + |C|)$ rather than $O(B|C|)$, required by state-of-the-art VOLE-based protocols. Our main idea is to
encode the values over all $B$ evaluations on a wire in circuit $C$ into one polynomial and commit to it using
an IT-PAC. Fixing any set of $B$ coordinates, we can always encode a vector $x \in F^B$ to a degree-$(B - 1)$
 polynomial $f(\cdot) \in F[X]$ using polynomial interpolation. Then prover $P$ just needs to prove that all gates are
computed correctly. Due to the additively homomorphic property of IT-PACs, the computation of addition
gates is trivial to be correct. The biggest challenge is to prove the correct computation of multiplication
gates in sublinear communication cost, which are all committed compactly under IT-PACs; we detail our
approach below.

For $B$ evaluations of a multiplication gate in circuit $C$, the prover $P$ holds the vectors of wire values
$x, y, z \in F^B$ such that $x_i \cdot y_i = z_i$ for all $i \in [1, B]$, and encodes $x, y, z$ into three degree-$(B - 1)$
polynomials $f(\cdot), g(\cdot), h(\cdot) \in F[X]$. Two parties $P$ and $V$ hold the IT-PACs of polynomials $f(\cdot), g(\cdot), h(\cdot)$,
i.e., $P$ has $M_f, M_g, M_h$ and $V$ has $K_f, K_g, K_h$ such that
$$M_u = K_u + u(\Lambda) \cdot \Delta, \text{ for all } u \in \{f, g, h\}.$$ Our observation is that $P$ could prove this relationship in two steps without knowing the polynomial values.

The prover $P$ computes the fourth degree-$(2B - 2)$ polynomial $\hat{h}(\cdot) = f(\cdot) \cdot g(\cdot) \in F[X]$, and then
commits to it using an IT-PAC. Now $P$ can prove that among all four IT-PACed polynomials: 1) the newly
committed polynomial $\hat{h}(\cdot)$ is indeed the correct multiplication of input polynomials $f(\cdot), g(\cdot)$; and 2) the
degree-$(B - 1)$ polynomial $h(\cdot)$ and the degree-$(2B - 2)$ polynomial $\hat{h}(\cdot)$ share the same values in the first
$B$ evaluations, i.e., $h(\alpha_i) = \hat{h}(\alpha_i)$ for all $i \in [1, B]$ given the fixed points $\alpha_1, \ldots, \alpha_B \in F$. Each of two
properties is efficiently provable with little to no communication cost and we will discuss each step below.

**Proving polynomial multiplication.** To prove the correctness of polynomial multiplication, we simply
need to prove that $\hat{h}(\Lambda) = f(\Lambda) \cdot g(\Lambda)$ because of the Schwartz–Zippel lemma and that $\Lambda$ is uniform and not
known to the prover. One would naturally want to extend the idea of QuickSilver [YSWW21] (which in turn is
inspired by Line-Point ZK [DIO21]), but the setup is not exactly the same. Prover $P$ and verifier $V$ hold
the IT-MACs of the above three values $f(\Lambda), g(\Lambda), \hat{h}(\Lambda)$, but $P$ does not know the values being MACed;
what’s more, $P$ knowing multiple such polynomial values can break binding of the commitment scheme by
solving the key $\Lambda$.

This prompts us to rethink the role of $\Lambda$ in our protocol. As mentioned above, the randomness in $\Lambda$ pro-
vides binding to IT-PACs and a prover knowing $\Lambda$ is able to open a commitment to other values. However,
there is no harm in revealing $\Lambda$ to $P$ if there is no more opening (or equivalently, if all opening messages
from $P$ are committed before seeing $\Lambda$). Therefore, we can check the correctness of the polynomial multi-
plication by: 1) letting $P$ commit to all opening messages using IT-PACs; 2) $V$ reveals $\Lambda$ to $P$ (if $V$ sends
an incorrect $\Lambda$, it will be caught easily when this check is incorporated with other parts of the protocol); 3) two parties check the aforementioned relationship using QuickSilver for all polynomial multiplications with
$O(1)$ communication overhead.

**Proving degree reduction.** In this check, the prover $P$ has polynomials $h(\cdot)$ and $\bar{h}(\cdot)$; two parties $P$ and
$V$ hold the IT-PACs on these two polynomials, and want to prove that $h(\alpha_i) = \bar{h}(\alpha_i)$ for all $i \in [1, B]$.
We observe that this property is “sacrificable” [DPSZ12]: any two pairs of polynomials $(h_1(\cdot), \bar{h}_1(\cdot))$ and
first generate two IT-PACed uniform polynomials \((r(\cdot), s(\cdot))\) that are supposed to satisfy the desired property when the prover is honest. Then two parties compute a random linear combination of IT-PACs between input polynomials to be checked and the newly generated random polynomials; random linear combination can be computed locally since the coefficients are public and IT-PACs are additively homomorphic. Now the prover \(P\) can open the resulting random-looking polynomials and the verifier can check the property locally. The protocol can check any number of pairs of polynomials with the same communication cost, so the overall communication cost to check any polynomial number of such relationships on degree-(\(B - 1, 2B - 2\)) polynomials is \(O(B)\).

**Analysis of communication cost.** Both checks can be done in a communication cost at most \(O(B)\) assuming a random oracle; before the check we need to commit to \(2|C|\) polynomials each of degree either \((B - 1)\) or \((2B - 2)\). We will show later how to construct such IT-PACs that can distribute all IT-PACs in communication cost \(O(B + |C|)\). Therefore the total communication complexity is \(O(B + |C|)\). Note that one can further tune the parameters of the protocol: we can group \(k\) circuits into one bigger circuit and view the SIMD circuit as \(B' = B/k\) subcircuits each of size \(C' = k|C|\), which needs \(O(B' + C') = O(B/k + k|C|)\) communication. When \(B \geq |C|\), we can let \(k = \sqrt{B/|C|}\), which leads to a total communication of \(O(\sqrt{B|C|})\) field elements.

### 2.4 Sublinear ZK Proof for Generic Circuits

Now we generalize the above idea from SIMD circuits to prove a single evaluation of an arbitrary circuit. We break down the circuit into gates and thus we can perform the SIMD idea on all gates. However, we still need to ensure the consistency between gates: the output wire of one gate may be the input wire of another gate. This is a more challenging task because the wiring of the circuit can be arbitrary.

Assuming a circuit with \(C_A\) addition gates and \(C_M\) multiplication gates, we can represent the circuit as \(\{(a_i, b_i, c_i)\}_{i \in [1, C_A]}\), representing all addition gates, and \(\{(a'_i, b'_i, c'_i)\}_{i \in [1, C_M]}\), representing all multiplication gates. We first commit all wire values in all gates: \(\{w_{a_i} \}_{i \in [1, C_A]}\), \(\{w_{b_i} \}_{i \in [1, C_A]}\), \(\{w_{c_i} \}_{i \in [1, C_A]}\), \(\{w'_{a_i} \}_{i \in [1, C_M]}\), \(\{w'_{b_i} \}_{i \in [1, C_M]}\), and \(\{w'_{c_i} \}_{i \in [1, C_M]}\). Since IT-PACs commit to values in a batch, we commit to wire values in each set in batches of size \(B\). Now, two parties \(P\) and \(V\) can easily prove that \(\{w_{a_i} + w_{b_i} = w_{c_i}\}_{i \in [1, C_A]}\) and \(\{w'_{a_i} + w'_{b_i} = w'_{c_i}\}_{i \in [1, C_M]}\) by using the SIMD technique above. Note that given a circuit, we commit to \(3(C_A + C_M)\) wires values but there are only \(C_A + C_M + I\) different wires so many wire values appear more than once in different IT-PACs at different slots. Now we just need to prove the consistency between different IT-PAC committed values.

To be more specific, prover \(P\) has \((M_f, f(\cdot)), (M_g, g(\cdot))\); verifier \(V\) has \(K_f, K_g\) such that for \(M_u = K_u + u(\Lambda) \cdot \Delta\) for \(u \in \{f, g\}\). \(P\) wants to prove that \(f(\alpha_i) = g(\alpha_j)\) for some \(i, j \in [1, B]\). One observation is that such a check is also “sacrificable” just as discussed before. Thus, we can have \(P\) first commit to two random polynomials \(r(\cdot)\) and \(s(\cdot)\) using IT-PACs under the constraint that \(r(\alpha_i) = s(\alpha_j)\). Then, two parties can check the consistency of the committed polynomials \(f(\cdot), g(\cdot)\) by opening the IT-PAC commitments of \(\chi \cdot f(\cdot) + r(\cdot)\) and \(\chi \cdot g(\cdot) + s(\cdot)\), where \(\chi \in \mathbb{F}\) is a public coefficient. Now \(V\) can locally check if the \(i\)-th and the \(j\)-th locations have the same value. This check has a communication of \(O(B)\) mostly to open polynomials of degree \(B\).

For a fixed pair of indices \((i, j)\), the above check can be easily extended to check for a list of pairs of polynomials without increasing the communication. Although there are at most \(2(|C|/B)\) consistency checks in the circuit, each of them belongs to one of the \(B^2\) consistency checks each with different \((i, j)\). Therefore the total communication of the wire-value consistency check is \(O(B^3)\). In summary, we need \(O(|C|/B + B)\) communication to commit and prove all gates and then \(O(B^3)\) to check the consistency.
between output wire values and input wire values. Here, we have the freedom to pick the parameter \( B \), and can set \( B = O(|C|^{1/4}) \) obtaining a total communication of \( O(|C|^{3/4}) \).

### 2.5 Efficiently Generating IT-PACs

Finally, we introduce an efficient protocol for distributing IT-PACs with the amortized communication cost independent of the polynomial degree. We note that with this constraint, preprocessing IT-PACs does not appear as useful: even given an IT-PAC on a random polynomial, we still need communication linear to the polynomial degree to obtain an IT-PAC on a chosen polynomial. We found that the greatest challenge is to make the commitment extractable, something extremely difficult given that IT-PAC is information-theoretic.

Our key observation is that, we do not need the commitment to be extractable except for circuit-input wires; for wires in the circuits, a stand-alone definition is already sufficient to achieve proof of knowledge in the underlying ZK protocol. This enables us to design a more efficient IT-PAC generation protocol, and below we sketch out our idea.

Suppose that \( \mathcal{P} \) wants to commit to a polynomial \( f \) of degree at most \( k \). First, \( \mathcal{V} \) picks a uniform \( \Lambda \in \mathbb{F} \), and computes encryption of \( \Lambda^i \) denoted by \( \langle \Lambda^i \rangle \) for each \( i \in [1, k] \) using an additively homomorphic encryption (AHE) scheme. \( \mathcal{V} \) sends all the ciphertexts \( \langle \Lambda \rangle, \ldots, \langle \Lambda^k \rangle \) to \( \mathcal{P} \). Two parties also get a random IT-MAC where \( \mathcal{P} \) holds \( r, M^* \in \mathbb{F} \) and \( \mathcal{V} \) gets \( K^* \in \mathbb{F} \) and a uniform global key \( \Delta \in \mathbb{F} \) such that \( M^* = K^* + r \cdot \Delta \). Now the \( \mathcal{P} \) can locally compute the encryption of \( f(\Lambda) - r \) (with encryption of all powers of \( \Lambda \), computing the encryption of \( f(\Lambda) \) only involves linear operations) and send it to \( \mathcal{V} \), who can decrypt to get this value \( s = f(\Lambda) - r \). Finally, \( \mathcal{P} \) outputs \( M = M^* \) and \( \mathcal{V} \) outputs \( K = K^* - s \cdot \Delta \). The correctness holds because \( M - K = M^* - K^* + (f(\Lambda) - r) \cdot \Delta = f(\Lambda) \cdot \Delta \).

The cost of generating random IT-MACs is negligible small in both communication and computation costs using the recent LPN-based VOLE protocols. After \( \mathcal{V} \) sends the encryption of all powers of \( \Lambda \) (reusable across many commitments), \( \mathcal{P} \) only needs to send the encryption of one field element per polynomial. Using a modern AHE scheme based on learning with errors (LWE), e.g., BGV \([\text{BGV}12]\), the ciphertext overhead of encryption can be easily reduced to a small constant. Therefore, the communication complexity to commit to \( \ell \) polynomials with each of degree \( k \) is \( O(\ell + k) \) field elements. The use of an LWE-based AHE also ensures that the computation is light as we do not need any heavy operations like homomorphic multiplication. Note that this protocol is only secure against semi-honest adversaries but we will show how this protocol could be sufficient for our ZK protocol.

**Using a weaker IT-PAC generation protocol.** Recall that in our main ZK protocol, \( \mathcal{V} \) needs to reveal \( \Lambda \) to \( \mathcal{P} \), at which point the verifier only has \( \Delta \) as the secret value. The protocol flow of establishing some secret value for soundness and revealing it later on has appeared in prior work: in the ZK proof from garbled circuits (GCs) \([\text{JKO}13]\) the verifier sends a garbled circuit to the prover; after the prover evaluates it and commits to the output wire key, the verifier opens all secrets in the garbled circuit so that the prover can check the correctness before opening the output wire key. In our case, the encryption of all powers of \( \Lambda \) plays the role of GC and thus we can use the same “delayed open and check” technique. We let the verifier commit to a seed at first, which will be used to derive \( \Lambda \) and the randomness to encrypt its powers. All provers’ messages are committed and are opened only after the \( \mathcal{V} \) opens the seed, from which the prover gets \( \Lambda \) as well. If the ciphertexts that \( \mathcal{V} \) sent are not computed correctly, \( \mathcal{P} \) will abort and will not open the protocol messages. This means that we get security against malicious verifier \( \mathcal{V} \) essentially for free. The above idea can essentially elevate any IT-PAC generation protocol that is secure against a semi-honest verifier to the malicious security. Regarding to the malicious prover \( \mathcal{P} \), we note that the protocol is 2-round when ignoring the opening of commitments and thus the only thing that malicious \( \mathcal{P} \) can do is to send a wrong ciphertext to the verifier who would decrypt to a different value. However, when this happens, it is equivalent to that the prover uses a different polynomial, and thus does not affect the soundness.
Adding extractability. As mentioned above, an IT-PAC on a polynomial $f(\Lambda)$ is very close to an IT-MAC on $f(\Lambda)$, where $\Lambda$ is known to the verifier. Given the unique structure of IT-PAC, it can be made extractable easily but with additional cost. In particular, we can commit to all coefficients of the polynomial via IT-MACs (that is extractable), and then just need to prove consistency between the values committed in these two representations. Suppose two parties have an IT-PAC on polynomial $f(\Lambda)$, where $M = f(\Lambda) \cdot \Delta$ and opening of IT-PACs before $V$ sends $\Lambda$ to $P$. Essentially, by using distinct keys (for polynomials) and $\Delta$ (for IT-MACs), we provide the prover some partial advantage that does not damage the overall security of the protocol. Although enabling extractability requires communication cost linear to the degree of the polynomial, in our ZK protocol, we only need it at the input layer of a circuit, and still use non-extractable IT-PACs for other wires.

3 Preliminaries

Notation. We use $\lambda$ and $\rho$ to denote the computational and statistical security parameters, respectively. We use $a \leftarrow S$ to denote that sampling $a$ uniformly at random from a finite set $S$. We will use bold lower-case letters like $\mathbf{x}$ for column vectors, and denote by $x_i$ the $i$-th component of $\mathbf{x}$ with $x_1$ the first entry. For $a, b \in \mathbb{N}$, we write $[a, b] = \{a, \ldots, b\}$. For an algorithm $A$, we use $y \leftarrow A(x)$ to denote the operation of running $A$ on input $x$ and setting $y$ as the output. If $A$ is probabilistic and adopts a randomness $r$, we explicitly write $y \leftarrow A(x; r)$. We denote by $f(\cdot)$ a degree-$k$ polynomial over a field $\mathbb{F}$. For simplifying the description, we say that $f(\cdot)$ is a degree-$k$ polynomial, meaning that $f(\cdot)$ has a degree at most $k$ unless otherwise specified. We will use $\text{negl}(\cdot)$ to denote a negligible function such that $\text{negl}(\lambda) = \Theta(\lambda^{-c})$ for every positive constant $c$. A circuit $C$ over a field $\mathbb{F}$ consists of input, output, addition and multiplication gates, where input gates use circuit-input wires as their output wires and output gates use circuit-output wires as their input wires. We use $|C|$ to denote the number of all gates in the circuit $C$, and always assume that $C$ is evaluated $B$ times with different inputs. If $B > 1$, then $B$ copies of $C$ constitute a single-instruction-multiple-data (SIMD) circuit, which is also referred to as a $(B, |C|)$-SIMD circuit. Otherwise, $C$ is a single generic circuit.

Security model and functionalities. Our protocol UC-realizes the zero-knowledge functionality $\mathcal{F}^B_{ZK}$ in the universal composability (UC) framework [Can01], where $\mathcal{F}^B_{ZK}$ is described in Figure 1. If $B = 1$, $\mathcal{F}^B_{ZK}$ is the standard ZK functionality. If $B > 1$, $\mathcal{F}^B_{ZK}$ captures the case of proving satisfiability of $(B, |C|)$-SIMD circuits. We refer to Appendix A for a brief description of the UC model as well as a review of the commitment functionality.

Figure 1: The zero-knowledge functionality.
3.1 Information-Theoretic MAC

Information-theoretic message authentication code (IT-MAC) was originally proposed in the context of secure multi-party computation [BDOZ11, NNOB12]. Following prior work (e.g., [WYKW21, BMRS21, DIO21]), our ZK protocols will view IT-MACs as commitments.

- **Commitments with IT-MACs.** A commitment on a message $x$ is denoted by $[x]$, meaning that a party $P$ holds $x \in F$ and a MAC $M \in F$, and a verifier $V$ holds a local key $K \in F$ and the fixed global key $\Delta \in F$, where $K$ and $\Delta$ are uniformly random.

- **Opening.** To open a commitment $[x]$, $P$ sends $(x, M)$ to $V$, who checks that $M = K + x \cdot \Delta$ holds. If the malicious $P$ cheats to open a commitment $[x]$ to a message $x' \neq x$, then it has to forge an MAC $M' = K + x' \cdot \Delta$, and thus learns the global key $\Delta = (M - M')/(x - x')$, which occurs with probability $1/|F|$. Here we require that $F$ is a large field, meaning that $|F| \geq 2^p$.

- **Linear combination.** The IT-MACs are additively homomorphic, meaning that given public coefficients $c_0, c_1, \ldots, c_\ell \in F$ and commitments $[x_1], \ldots, [x_\ell]$, two parties $P$ and $V$ can locally compute $[y] = \sum_{i \in [1, \ell]} c_i \cdot [x_i] + c_0$.

For a public value $c \in F$, $P$ and $V$ can directly define the IT-MAC $[c]$ without any communication by setting $M = 0$ and $K = -c \cdot \Delta$ respectively. We refer the reader to Appendix A.2 for the generation of IT-MACs from VOLE and the standard VOLE functionality.

The opening of commitments includes two procedures: one is the procedure that makes $P$ send $x_1, \ldots, x_n$ to $V$; the other is the CheckZero procedure that allows $V$ to check that $[y_i] = [x_i] - x_i$ for all $i \in [1, n]$ are commitments of 0 using the keys of $V$. Specifically, CheckZero has the total communication of $\lambda$ bits and is non-interactive. Let $H : \{0, 1\}^* \rightarrow \{0, 1\}^\lambda$ be a random oracle. The CheckZero procedure works by making $P$ send $M = H(M_1, \ldots, M_n)$ to $V$ who checks whether $M = H(K_1, \ldots, K_n)$, where $P$ holds $M_i$ and $V$ holds $K_i$ such that $M_i = K_i$ for each commitment $[y_i]$. Following the security analysis by Damgård et al. [DNNR17], the probability that there exists some $i \in [1, n]$ such that $y_i \neq 0$ but the check passes is at most $1/|F| + 1/2^\lambda$.

3.2 VOLE-Based Zero-Knowledge Proofs

Vector oblivious linear evaluation (VOLE) is a simple yet useful tool in the design of cryptographic protocols. We provide a full summarization of its functionality and construction in Section 3.1. Recent advances of VOLE protocols with sublinear communication have inspired a family of streamable designated-verifier zero-knowledge (DVZK) proofs with fast prover time and a small memory footprint [WYKW21, DIO21, BMRS21, YSWW21, WYX+21, BBMH+21, DIO22]. In particular, given a set of VOLE-based commitments $\{(x_i, [y_i], [z_i])\}_{i \in [1, \ell]}$ over $F$, these DVZK proofs can enable the prover $P$ to convince the verifier $V$ that $z_i = x_i \cdot y_i \in F$ for all $i \in [1, \ell]$ hold, and only need a small communication (e.g., $\lambda + 2|F|$ bits for QuickSilver [YSWW21]). We use DVZK $\{([x_i], [y_i], [z_i])_{i \in [1, \ell]} \mid \forall i \in [1, \ell], z_i = x_i \cdot y_i\}$ to denote such a designated-verifier ZK proof. The proof on the correctness of a set of VOLE-based commitments needs two rounds of communication. The round complexity can be reduced to only one round using the Fiat-Shamir heuristic in the random-oracle model, where the size of $F$ is at least $2^\lambda$ for this case. The DVZK proof securely realizes $\mathcal{F}_{\text{ZK}}$ in the $\mathcal{F}_{\text{VOLE}}$-hybrid model. We use $\varepsilon_{\text{dvzk}}$ to denote the soundness error of the DVZK proof, where $\varepsilon_{\text{dvzk}} = 3/|F| + q/2^\lambda = 3/|F| + \text{negl}(\lambda)$ for the case of two-round communication, and $q$ is the number of queries to the random oracle that is used to generate the challenges from a random seed.
3.3 Additively Homomorphic Encryption

We describe the definition of additively homomorphic encryption (AHE) schemes in the private-key setting, which specifies the abstract properties that we need for our IT-PAC generation protocol. To simplify the description of our protocol, we assume that the plaintexts lie in a field $\mathbb{F}$. An AHE scheme consists of the Setup algorithm that generates the set of public parameters $\text{par}$, a key generation algorithm $\text{KeyGen}$, an encryption algorithm $\text{Enc}$ and a decryption algorithm $\text{Dec}$. In our IT-PAC generation protocol, we will use $\langle m \rangle = \text{Enc}(sk, m; r)$ denotes the ciphertext on a message $m$ encrypted with a secret key $sk$ and a randomness $r$. We require that the AHE scheme satisfies the standard chosen plaintext attack (CPA) security, and achieves the circuit privacy [IP07]. Furthermore, we need that the AHE scheme provides the degree-restriction property: for some integer $k \geq 1$, given the set of public parameters $\text{par}$ and the ciphertexts $\langle \Lambda \rangle, \ldots, \langle \Lambda^k \rangle$ for a uniform $\Lambda \in \mathbb{F}$ as input, it is hard to compute a ciphertext $\langle f(\Lambda) \rangle$ such that $f(\cdot)$ is a polynomial of degree at least $k + 1$. The notion of linear targeted malleability defined by Bitansky et al. [BCI+13], which eliminates the computation on ciphertexts other than affine linear maps, implies that the above degree-restriction property holds. For the implementation, we instantiate the AHE scheme using the BGV homomorphic encryption with a single level [BGV12]. Following the analysis [KPR18], the BGV-AHE scheme is valid candidate for linear targeted malleability, and thus satisfies the degree-restriction property. We provide the definition of AHE and a brief introduction of BGV-AHE in Appendix A.3.

4 Information-Theoretic Polynomial Authentication Codes

In this section, we present the notion of information-theoretic polynomial authentication codes (IT-PACs). In our ZK protocol, IT-PACs are used as commitments on polynomials. We also describe a useful procedure to check consistency of the evaluation of two sets of polynomials at multiple points. Then, we present a concretely efficient protocol that generates a batch of IT-PACs.

4.1 Definition of IT-PACs

For the sake of simplicity, we define IT-PACs over a large field $\mathbb{F}$. Nevertheless, one can extend the definition of IT-PACs to a more general case in a straightforward manner, where the values are defined over a small field $\mathbb{F}$ (e.g., $\mathbb{F} = \mathbb{F}_2$) and authenticated over a large extension field $\mathbb{K}$. Specifically, the definition of IT-PACs over a large field $\mathbb{F}$ is described as follows:

- **Commitments with IT-PACs.** A verifier $\mathcal{V}$ holds a uniform global key $\Delta \in \mathbb{F}$ and another uniform key $\Lambda \in \mathbb{F}$ referred to as a polynomial key. Both keys are reused across different IT-PACs. An IT-PAC commitment on a degree-$k$ polynomial $f(\cdot) = \sum_{i=0}^{k} c_i \cdot X^i \in \mathbb{F}[X]$ is denoted by $\langle f(\cdot) \rangle$, where $\mathcal{P}$ holds a polynomial $f(\cdot) \in \mathbb{F}[X]$ and an MAC $M \in \mathbb{F}$, while $\mathcal{V}$ holds keys $K, \Delta, \Lambda \in \mathbb{F}$, such that $M = K + f(\Lambda) \cdot \Delta$. As in IT-MACs, the key $K$ is also called as a local key. We could also consider an IT-PAC on polynomial $f(\cdot)$ as an IT-MAC on value $f(\Lambda)$.

- **Opening.** To open a commitment $\langle f(\cdot) \rangle$, $\mathcal{P}$ sends $(f(\cdot), M)$ to $\mathcal{V}$, who checks whether $M = K + f(\Lambda) \cdot \Delta$. If the malicious $\mathcal{P}$ cheats, it must either forge an MAC $M' = K + f'(\Lambda) \cdot \Delta$ on message $f'(\Lambda) \neq f(\Lambda)$ with probability at most $1/|\mathbb{F}|$, or find a different polynomial $f'(\cdot) \neq f(\cdot)$ such that $f'(\Lambda) = f(\Lambda)$. If the second case occurs, then $f'(\cdot) - f(\cdot)$ is a non-zero polynomial of degree at most $k$, and thus the probability that it is equal to 0 at a random point $\Lambda$ is at most $k/|\mathbb{F}|$, according to the Schwartz–Zippel lemma. Therefore, the probability that $\mathcal{P}$ succeeds to cheat is at most $(k + 1)/|\mathbb{F}|$.

- **Linear combination.** Similar to IT-MACs, IT-PACs are also additively homomorphic. Specifically, given the public coefficients $c_0, c_1, \ldots, c_\ell \in \mathbb{F}$ and IT-PACs $\langle f_1(\cdot) \rangle, \ldots, \langle f_\ell(\cdot) \rangle$, $\mathcal{P}$ and $\mathcal{V}$ can locally compute...
Procedure BatchCheck\(_{k,m,t}\)

**Inputs.** Two parties \(\mathcal{P}\) and \(\mathcal{V}\) hold the following inputs:

- Two sets of IT-PACs \(\{[f_1(\cdot)],[\ldots],[f_\ell(\cdot)]\}\) and \(\{[g_1(\cdot)],[\ldots],[g_\ell(\cdot)]\}\) where \(f_i(\cdot)\) is a degree-\(k\) polynomial and \(g_i(\cdot)\) is a degree-\(m\) polynomial for \(i \in [1,\ell]\).
- Let \(\{\alpha_1,\ldots,\alpha_\ell\}\) and \(\{\beta_1,\ldots,\beta_\ell\}\) be two sets of public elements over \(\mathbb{F}\). Let \(H : \{0,1\}^\lambda \rightarrow \mathbb{F}^t\) be a random oracle.

**Consistency check.** \(\mathcal{P}\) and \(\mathcal{V}\) check \(f_j(\alpha_i) = g_j(\beta_i)\) for all \(i \in [1,\ell], j \in [1,\ell]\) as follows.

**LINEAR COMBINATION PHASE:** Before the polynomial key \(\Lambda\) is opened, \(\mathcal{P}\) and \(\mathcal{V}\) execute as follows.

1. \(\mathcal{P}\) samples two random polynomials \(r(\cdot)\) and \(s(\cdot)\) of respective degrees \(k\) and \(m\) in \(\mathbb{F}[X]\) such that \(r(\alpha_i) = s(\beta_i)\) for \(i \in [1,\ell]\). Then, \(\mathcal{P}\) and \(\mathcal{V}\) generate the corresponding IT-PACs \([r(\cdot)]\) and \([s(\cdot)]\).
2. \(\mathcal{V}\) samples seed \(\leftarrow \{0,1\}^\lambda\) and sends it to \(\mathcal{P}\). Then, two parties compute \((\chi_1,\ldots,\chi_\ell) := H(\text{seed}) \in \mathbb{F}^t\).
3. \(\mathcal{P}\) and \(\mathcal{V}\) locally compute \([f(\cdot)] := \sum_{j=1}^\ell \chi_j \cdot [f_j(\cdot)] + [r(\cdot)]\) and \([g(\cdot)] := \sum_{j=1}^\ell \chi_j \cdot [g_j(\cdot)] + [s(\cdot)]\). Then, \(\mathcal{P}\) sends the polynomial pair \((f(\cdot),g(\cdot))\) to \(\mathcal{V}\), who checks that \(f(\cdot),g(\cdot)\) have the degrees \(k\) and \(m\) respectively and \(f(\alpha_i) = g(\beta_i)\) for all \(i \in [1,\ell]\). If the check fails, \(\mathcal{V}\) aborts.

**CHECK PHASE:**

4. \(\mathcal{P}\) and \(\mathcal{V}\) locally compute \([\mu] := [f(\Lambda)] - [f(\cdot)]\) and \([\nu] := [g(\Lambda)] - [g(\cdot)]\). Then, two parties run CheckZero\(([\mu],[\nu])\) to check that \(\mu = 0\) and \(\nu = 0\). If the check fails, \(\mathcal{V}\) aborts, else \(\mathcal{V}\) accepts.

Figure 2: Procedure for checking the consistency of polynomial evaluation for two sets of IT-PACs.

\[
[g(\cdot)] = \sum_{i=1}^\ell c_i \cdot [f_i(\cdot)] + c_0, \quad \text{where } g(\cdot) = \sum_{i=1}^\ell c_i \cdot f_i(\cdot) + c_0, \quad M_g = \sum_{i=1}^\ell c_i \cdot M_{f_i}, \quad \text{and } K_g = \sum_{i=1}^\ell c_i \cdot K_{f_i} - c_0 \cdot \Delta.
\]

For a public polynomial \(f(\cdot) \in \mathbb{F}[X]\), \(\mathcal{P}\) and \(\mathcal{V}\) can directly define the MAC and key in the IT-PAC \([f(\cdot)]\) as \(0\) and \(-f(\Lambda) \cdot \Delta\) respectively without any interaction. Given \(k+1\) distinct elements \(\alpha_1,\ldots,\alpha_{k+1} \in \mathbb{F}\), an IT-PAC \([f(\cdot)]\) also commits to the values \(f(\alpha_1),\ldots,f(\alpha_{k+1})\), since \(k+1\) values uniquely determine a degree-\(k\) polynomial and vice versa.

### 4.2 Batch Check of Polynomial Evaluation

We present an interactive procedure to check the consistency of polynomial evaluation of two sets of IT-PACs at a single point or multiple points. The consistency check is done in a batch with communication independent of the number of IT-PACs. Specifically, given two sets of public field elements \(\{\alpha_i\}_{i \in [1,\ell]}\) and \(\{\beta_i\}_{i \in [1,\ell]}\) and two sets of IT-PACs \(\{[f_j(\cdot)]\}_{j \in [1,\ell]}\) and \(\{[g_j(\cdot)]\}_{j \in [1,\ell]}\) as input, this procedure allows to check that \(f_j(\alpha_i) = g_j(\beta_i)\) for each \(i \in [1,\ell], j \in [1,\ell]\), where \(f_j(\cdot)\) is a degree-\(k\) polynomial and \(g_j(\cdot)\) is a degree-\(m\) polynomial for \(j \in [1,\ell]\). We require that the procedure does not reveal any secret information on these polynomials except that the equalities hold. This is realized by first generating two random IT-PAC commitments \([r(\cdot)]\) and \([s(\cdot)]\) such that \(r(\alpha_i) = s(\beta_i)\) for \(i \in [1,\ell]\) if \(\mathcal{P}\) is honest, and then opening \([f(\cdot)] = \sum_{i=1}^\ell \chi_i \cdot [f_i(\cdot)] + [r(\cdot)]\) and \([g(\cdot)] = \sum_{i=1}^\ell \chi_i \cdot [g_i(\cdot)] + [s(\cdot)]\) where \(\chi_1,\ldots,\chi_\ell\) are public coefficients sampled at random by \(\mathcal{V}\). To achieve better communication efficiency, we can use a random oracle to compress these public coefficients into a random seed. We denote the consistency-check procedure by BatchCheck, which is described in Figure 2. We let \(\mathcal{P}\) send two polynomials \(f(\cdot)\) and \(g(\cdot)\) to \(\mathcal{V}\), meaning that \(\mathcal{P}\) sends the coefficients of the two polynomials to \(\mathcal{V}\). The communication complexity of this procedure is \(O(k + m)\).
In the following, we give an important lemma, which will be used in the security proof of our ZK protocol. The proof of this lemma can be found in Appendix B.

**Lemma 1.** Let \( \mathcal{P} \) be a malicious party who interacts with an honest verifier \( \mathcal{V} \) during the execution of BatchCheck. Let \( \mathcal{H} \) be a random oracle. If there exists some \( i \in [1, \ell], j \in [1, \ell] \) such that \( f_j(\alpha_i) \neq g_j(\beta_i) \), then the probability that \( \mathcal{V} \) accepts at the end of BatchCheck is at most \( \frac{\max(k, m) + 2}{|\mathcal{P}|} + \text{negl}(\lambda) \).

We can easily extend the BatchCheck procedure shown in Figure 2 to check the correctness of opening \( \ell \) degree-\( k \) polynomials to the values of these polynomials at \( \ell \) different points. Specifically, \( \mathcal{P} \) can send \( (f_j(\alpha_1), \ldots, f_j(\alpha_t)) \) for each \( j \in [1, \ell] \) to \( \mathcal{V} \). Both parties locally compute an IT-PAC \([g_j(\cdot)]\) for each \( j \in [1, \ell] \), where \( g_j(\cdot) \) is a public degree-\((\ell-1)\) polynomial reconstructed from the values \( f_j(\alpha_1), \ldots, f_j(\alpha_t) \) using Lagrange interpolation. Then, \( \mathcal{P} \) and \( \mathcal{V} \) run the BatchCheck\(_{k, (\ell-1), \ell} \) procedure to check \( f_j(\alpha_i) = g_j(\alpha_i) \) for all \( i \in [1, t], j \in [1, \ell] \). In the special case of \( t = k + 1 \), the above procedure is to check the correctness of opening the whole polynomials. In this case, it is unnecessary to mask the linear combination of input IT-PACs \([f_1(\cdot)], \ldots, [f_\ell(\cdot)]\) with a random IT-PAC. The extended procedure as described above may be useful in other ZK protocols and applications.

### 4.3 Efficient Protocol to Generate IT-PACs

Below, we present a concretely efficient protocol of generating IT-PACs. This protocol works in the \( (\mathcal{F}_{\text{VOLE}}, \mathcal{F}_{\text{Com}}) \)-hybrid model, and adopts AHE to generate the additive shares of the polynomial-evaluation values at the secret point \( \Lambda \). Using the additive shares, a VOLE correlation can be locally transformed to a batch of IT-PACs.

For the AHE ciphertexts sent by a verifier \( \mathcal{V} \), one can adopt a ZK proof to prove the validity of these ciphertexts. However, the usage of ZK proofs introduces significantly communication overhead (particularly, the size of ciphertexts need to be significantly larger to cover the so-called slack brought about by the ZK proofs). To reduce the communication overhead, we replace the ZK proof with the “commit-then-open” approach. In particular, the correctness of the ciphertexts produced by a verifier \( \mathcal{V} \) is guaranteed by committing the randomness to generate the ciphertexts and then opening the randomness at some later point. The randomness can be generated with a random seed and a pseudorandom generator (PRG) to reduce the communication cost. When the ciphertexts sent by \( \mathcal{V} \) may be incorrect before the randomness is opened, we let the party \( \mathcal{P} \) first commit to its homomorphically computed ciphertexts and then open these ciphertexts after checking the correctness of the ciphertexts received from \( \mathcal{V} \). This allows to remove the possible leakage of secret polynomials, which is incurred by homomorphically performing polynomial evaluation upon incorrect ciphertexts. The “commit-then-open” approach is sufficient, as the polynomial key \( \Lambda \) will always be opened.

Based on the “commit-then-open” approach, the concretely efficient protocol for generating IT-PACs is described in Figure 3. While the initialization phase to generate a global key \( \Delta \) needs to be run only once, other phases can be executed multiple times where every execution creates a fresh polynomial key \( \Lambda \) and a batch of IT-PACs under the key \( \Lambda \). For generating \( \ell \) IT-PACs on degree-\( k \) polynomials, the total communication complexity is \( O(k + \ell) \), where the communication for generating VOLE correlations is sublinear.

### 5 Zero-Knowledge Proofs with Sublinear Communication

#### 5.1 Sublinear ZK Proof for SIMD Circuits

In Figure 4, we describe the details of our ZK protocol \( \Pi_{\text{ZK}}^{\text{SIMD}} \) on proving satisfiability of SIMD circuits in the \( \mathcal{F}_{\text{VOLE}} \)-hybrid model. This protocol also invokes \( \Pi_{\text{PAC}}^{(2\beta-2)} \) as a sub-protocol, and thus needs to call a
**Protocol** $\Pi^k_{\text{IT-PAC}}$

Let $\text{AHE} = (\text{Setup}, \text{KeyGen}, \text{Enc}, \text{Dec})$ be an additively homomorphic encryption scheme. Suppose that two parties $\mathcal{P}$ and $\mathcal{V}$ have already agreed a set of public parameters $\text{par} = \text{Setup}(1^\lambda)$. Let $\mathcal{G}$ be a PRG. Let $\ell$ be the number of IT-PACs to be generated in one execution and $k$ be the maximum degree of the polynomials committed in each IT-PAC.

**Initialize.** Two parties $\mathcal{P}$ and $\mathcal{V}$ send (init) to $\mathcal{F}_{\text{VOLE}}$, which returns a uniform $\Delta \in \mathbb{F}$ to $\mathcal{V}$.

**Create and encrypt polynomial keys.**
1. $\mathcal{V}$ samples $\text{seed} \leftarrow \{0, 1\}^\lambda$, and then $\mathcal{V}$ and $\mathcal{P}$ call the (Commit) command of $\mathcal{F}_{\text{Com}}$ with input seed, which returns a handle $\tau_1$ to $\mathcal{P}$.
2. $\mathcal{V}$ samples $\Lambda \leftarrow \mathbb{F}$ and runs $\langle \Lambda^i \rangle \leftarrow \text{Enc}({\text{sk}}, \Lambda^i; r_i)$ for all $i \in [1, k]$ where $(r_0, r_1, \ldots, r_k) = \mathcal{G}(\text{seed})$ and $\text{sk} \leftarrow \text{KeyGen}(\text{par}; r_0)$. Then, $\mathcal{V}$ sends the AHE ciphertexts $\langle \Lambda^1 \rangle, \ldots, \langle \Lambda^k \rangle$ to $\mathcal{P}$.

**Pre-generation of IT-PACs.**
3. $\mathcal{P}$ and $\mathcal{V}$ sends (extend, $\ell$) to $\mathcal{F}_{\text{VOLE}}$, which returns $u, w \in \mathbb{F}^\ell$ to $\mathcal{P}$ and $v \in \mathbb{F}^\ell$ to $\mathcal{V}$, such that $w = v + u \cdot \Delta$.
4. For each $j \in [1, \ell]$, on input the $j$-th polynomial $f_j(\cdot) = \sum_{i=0}^k f_{j,i} \cdot X^i \in \mathbb{F}[X]$, $\mathcal{P}$ computes a ciphertext $\langle b_j \rangle$ with $u_j + b_j = f_j(\Lambda)$ via $\langle b_j \rangle = \sum_{i=1}^k f_{j,i} \cdot \langle \Lambda^i \rangle + f_{j,0} - u_j$.
5. $\mathcal{P}$ and $\mathcal{V}$ call the (Commit) command of $\mathcal{F}_{\text{Com}}$ with inputs $\langle b_1 \rangle, \ldots, \langle b_\ell \rangle$, which returns a handle $\tau_2$ to $\mathcal{V}$.

**Generation of IT-PACs and opening polynomial keys.**
6. $\mathcal{V}$ and $\mathcal{P}$ call the (Open) command of $\mathcal{F}_{\text{Com}}$ on input $\tau_1$, which returns (seed, $\tau_1$) to $\mathcal{P}$. In parallel, $\mathcal{V}$ sends $\Lambda$ to $\mathcal{P}$. Then, $\mathcal{P}$ computes $(r_0, r_1, \ldots, r_k) := \mathcal{G}(\text{seed})$ and runs $\text{sk} \leftarrow \text{KeyGen}(\text{par}; r_0)$. $\mathcal{P}$ checks that $\langle \Lambda^i \rangle = \text{Enc}({\text{sk}}, \Lambda^i; r_i)$ for all $i \in [1, k]$, and aborts if the check fails. For each $j \in [1, \ell]$, $\mathcal{P}$ sets $M_j := w_j$.
7. $\mathcal{P}$ and $\mathcal{V}$ call the (Open) command of $\mathcal{F}_{\text{Com}}$ on input $\tau_2$, which returns $(\langle b_1 \rangle, \ldots, \langle b_\ell \rangle, \tau_2)$ to $\mathcal{V}$. Then, for each $j \in [1, \ell]$, $\mathcal{V}$ runs $b_j \leftarrow \text{Dec}({\text{sk}}, \langle b_j \rangle)$, and then computes $K_j := v_j - b_j \cdot \Delta \in \mathbb{F}$.
8. For each $j \in [1, \ell]$, two parties obtain an IT-PAC $[f_j(\cdot)]$, where $\mathcal{P}$ holds $(f_j(\cdot), M_j)$ and $\mathcal{V}$ holds $K_j$.

Figure 3: Protocol for generating IT-PACs without ZK proofs in the $(\mathcal{F}_{\text{VOLE}}, \mathcal{F}_{\text{Com}})$-hybrid model.

Commitment functionality $\mathcal{F}_{\text{Com}}$ as well. When executing sub-protocol $\Pi^{(2B-2)}_{\text{PAC}}$ to generate IT-PACs, the generation of the local keys held by the verifier $\mathcal{V}$ are delayed to the time point after the polynomial key $\Lambda$ is opened. Thus, the computation of the local keys on the output IT-PACs of addition gates also has to be postponed. While prover $\mathcal{P}$ can execute the check phase of the underlying BatchCheck procedure before $\Lambda$ is opened, the values from $\mathcal{P}$ could be checked by verifier $\mathcal{V}$ after $\Lambda$ is opened and the local keys on the IT-PACs are computed.

When $\mathcal{F}_{\text{VOLE}}$ is instantiated by the recent LPN-based VOLE protocol with sublinear communication, protocol $\Pi^{\text{SIMD}}_{\text{ZK}}$ has the communication complexity of $O\left(\mathcal{B} + |\mathcal{C}|\right)$ for proving $(\mathcal{B}, |\mathcal{C}|)$-SIMD circuits, where note that addition gates are free for our protocol. If the underlying DVZK proof has at most two rounds (e.g., DVZK is instantiated by [DIO21, YSWW21, DILO22]), the protocol $\Pi^{\text{SIMD}}_{\text{ZK}}$ has 6 rounds in the $\mathcal{F}_{\text{VOLE}}$-hybrid model. Note that all invocations of sub-protocol $\Pi^{(2B-2)}_{\text{PAC}}$ can be made in parallel and all CheckZero executions can be combined into one execution. Since the LPN-based VOLE protocol realizing $\mathcal{F}_{\text{VOLE}}$ has constant rounds, our ZK protocol has also constant rounds.

For the security of protocol $\Pi^{\text{SIMD}}_{\text{ZK}}$, we prove the following theorem. In this theorem, we assume that the soundness error $\epsilon_{\text{dvzk}}$ of the underlying ZK proof DVZK is at most $3/|\mathcal{F}| + \text{negl}(\lambda)$, e.g., it is instantiated by QuickSilver [YSWW21]. The formal proof of the theorem is postponed to Appendix C.
Protocol $\Pi_{2\rm{PAC}}^{\text{SIMD}}$

**Inputs.** The prover $\mathcal{P}$ and verifier $\mathcal{V}$ hold a generic circuit $C$ over a large field $\mathbb{F}$, where $C$ contains $n = |C|$ multiplication gates and $m$ input gates. $\mathcal{P}$ holds $B$ witnesses $w_1, \ldots, w_B \in \mathbb{F}^m$ such that $C(w_i) = 0$ for all $i \in [1, B]$. Let $\alpha_1, \ldots, \alpha_B \in \mathbb{F}$ be $B$ distinct elements that are fixed for the whole protocol execution. Let $\delta_i(X) = \prod_{j \neq i} (X - \alpha_j)/(\alpha_i - \alpha_j) \in \mathbb{F}[X]$ be a degree-$(B - 1)$ polynomial for each $i \in [1, B]$, which is referred to as a Lagrange polynomial.

**Initialization.** $\mathcal{P}$ and $\mathcal{V}$ send (init) to $\mathcal{F}_{\text{VOLE}}$, which returns a uniform $\Delta \in \mathbb{F}$ to $\mathcal{V}$.

**Circuit evaluation.** For $B$ executions of circuit $C$, $\mathcal{P}$ and $\mathcal{V}$ pack $B$ same-type gates into a group in a straightforward way. In particular, for an index $i$, the parties pack the $i$-th input/output/multiplication/addition gates from all $B$ executions of circuit $C$ into a group.

1. $\mathcal{P}$ and $\mathcal{V}$ run sub-protocol $\Pi_{PAC}^{(2B-2)}$ shown in Figure 3 to create a uniform key $\Lambda \in \mathbb{F}$.

2. The parties execute the following steps to process the inputs:
   (a) $\mathcal{P}$ and $\mathcal{V}$ send (extend, $mB$) to $\mathcal{F}_{\text{VOLE}}$, which returns IT-MACs $\{[a_{i,j}]\}_{i \in [1, B], j \in [1, m]}$ to the parties.
   (b) For $i \in [1, B], j \in [1, m]$ (i.e., corresponding to the $j$-th circuit-input wire of the $i$-th execution of circuit $C$), $\mathcal{P}$ sends $b_{i,j} := w_{i,j} - a_{i,j}$ to $\mathcal{V}$, and then both parties locally compute $[w_{i,j}] := [a_{i,j}] + b_{i,j}$.
   (c) For $j \in [1, m]$, for the $j$-th group of $B$ input gates with input vector $(w_{1,j}, \ldots, w_{B,j})$, $\mathcal{P}$ defines a degree-$(B - 1)$ polynomial $u_j(\cdot)$ such that $u_j(\alpha_i) = w_{i,j}$ for $i \in [1, B]$.
   (d) $\mathcal{P}$ and $\mathcal{V}$ run sub-protocol $\Pi_{PAC}^{(2B-2)}$ to generate IT-PACs $[u_1(\cdot), \ldots, [u_m(\cdot)]].$

3. Following a predetermined topological order for circuit $C$, $\mathcal{P}$ and $\mathcal{V}$ execute as follows:
   (a) For each group of addition gates with input IT-PACs $[f(\cdot)]$ and $[g(\cdot)]$, both parties locally compute an output IT-PAC $[h(\cdot)] := [f(\cdot)] + [g(\cdot)]$.
   (b) For the $j$-th group of multiplication gates with input IT-PACs $[f_j(\cdot)]$ and $[g_j(\cdot)]$ where $j \in [1, n]$, $\mathcal{P}$ computes a degree-$(2B - 2)$ polynomial $h_j(\cdot) := f_j(\cdot) \cdot g_j(\cdot) \in \mathbb{F}[X]$ and a degree-$(B - 1)$ polynomial $h_{\cdot,j}(\cdot)$ such that $h_j(\alpha_i) = h_{\cdot,j}(\alpha_i)$ for all $i \in [1, B]$. Then, $\mathcal{P}$ and $\mathcal{V}$ run sub-protocol $\Pi_{PAC}^{(2B-2)}$ to generate two IT-PACs $[h_j(\cdot)]$ and $[\tilde{h}_{\cdot,j}(\cdot)]$.

**Correctness check of multiplication gates.** Prover $\mathcal{P}$ convinces the verifier $\mathcal{V}$ that the multiplication gates are evaluated correctly.

4. $\mathcal{P}$ and $\mathcal{V}$ execute the linear-combination phase of the BatchCheck$_{(B-1),(2B-2),B}$ procedure on inputs $\{[h_1(\cdot), \ldots, [h_n(\cdot)]\}$ and $\{[\tilde{h}_1(\cdot), \ldots, [\tilde{h}_n(\cdot)]\}$ to check that $h_j(\alpha_i) = \tilde{h}_{\cdot,j}(\alpha_i)$ for all $i \in [1, B], j \in [1, n]$.

5. $\mathcal{P}$ and $\mathcal{V}$ run sub-protocol $\Pi_{PAC}^{(2B-2)}$ to open $\Lambda$ to $\mathcal{P}$, and then $\mathcal{V}$ can compute the local keys on all IT-PACs.

6. Then, $\mathcal{P}$ and $\mathcal{V}$ execute the check phase of BatchCheck$_{(B-1),(2B-2),B}$ to complete the above check. If the check fails, $\mathcal{V}$ aborts.

7. $\mathcal{P}$ and $\mathcal{V}$ run a VOLE-based zero-knowledge proof
   
   \[
   \text{DVZK} \left\{ ([f_j(\Lambda)], [g_j(\Lambda)], [\tilde{h}_j(\Lambda)])_{j \in [1, n]} \mid \forall j \in [1, n], \tilde{h}_j(\Lambda) = f_j(\Lambda) \cdot g_j(\Lambda) \right\}.
   \]

**Consistency check of input gates and output gates.** $\mathcal{P}$ convinces the verifier $\mathcal{V}$ that $[u_j(\cdot)]$ is consistent to $([w_{1,j}, \ldots, w_{B,j}])$ for $j \in [1, m]$, and the values on all output gates are 0.

8. For each $j \in [1, m]$, $\mathcal{P}$ and $\mathcal{V}$ locally compute an IT-MAC $[z_j] := \sum_{i \in [1, B]} \delta_i(\Lambda) \cdot [w_{i,j}]$, and then run CheckZero($[u_j(\Lambda)] - [z_j]$) to check $u_j(\Lambda) = z_j$. If the check fails, $\mathcal{V}$ aborts.

9. Let $[v(\cdot)]$ be the IT-PAC associated with the output values of $B$ executions of circuit $C$. The parties $\mathcal{P}$ and $\mathcal{V}$ run CheckZero($[v(\Lambda)]$) to check $v(\Lambda) = 0$, and $\mathcal{V}$ aborts if the check fails.

10. If $\mathcal{V}$ will abort in some step, then $\mathcal{V}$ outputs false and aborts, else it outputs true.

Figure 4: Sublinear zero-knowledge protocol for SIMD circuits in the ($\mathcal{F}_{\text{VOLE}}, \mathcal{F}_{\text{Com}}$)-hybrid model.
Theorem 1. If the AHE scheme satisfies the CPA security, degree-restriction and circuit privacy along with $G$ is a pseudorandom generator, protocol $\Pi_{\text{SIMD}}^{\text{ZK}}$ shown in Figure 4 UC-realizes functionality $\mathcal{F}_{\text{ZK}}^B$ on $(B, |C|)$-SIMD circuits in the $(\mathcal{F}_{\text{VOLE}}, \mathcal{F}_{\text{Com}})$-hybrid model and the random oracle model with soundness error at most $\frac{2B+3}{|B|^3} + \text{negl}(\lambda)$.

Streaming ZK proofs. For a very large circuit, we need to prove it batch-by-batch, i.e., a batch of gates are proved each time. For every execution of $\Pi_{\text{SIMD}}^{\text{ZK}}$, the key $\Lambda$ is opened, and thus the IT-PAC commitments, which are generated after $\Lambda$ was opened, are not binding any more. Thus, for the next execution, the verifier has to sample a fresh key $\Lambda'$ by running the sub-protocol $\Pi_{\text{PAC}}^{(2B-2)}$. Then, two parties $\mathcal{P}$ and $\mathcal{V}$ need to convert the IT-PACs $[v_1(\cdot)]_\Lambda, \ldots, [v_\ell(\cdot)]_\Lambda$ that commit to the output values in the current batch into the IT-PACs $[v_1(\cdot)]_{\Lambda'}, \ldots, [v_\ell(\cdot)]_{\Lambda'}$ on the same polynomials, which are used as the input IT-PACs for the next batch. To realize the conversion of IT-PACs $[v_1(\cdot)]_\Lambda, \ldots, [v_\ell(\cdot)]_\Lambda$ from the key $\Lambda$ to a new key $\Lambda'$, both parties generate the IT-PACs $[v_1(\cdot)]_{\Lambda'}, \ldots, [v_\ell(\cdot)]_{\Lambda'}$ by running sub-protocol $\Pi_{\text{PAC}}^{(2B-2)}$ before the polynomial keys $\Lambda$ and $\Lambda'$ are opened, and then check the consistency of polynomials between two sets of IT-PACs $\{[v_i(\cdot)]_{\Lambda'}\}_{i \in [1, \ell]}$ and $\{[v_i(\cdot)]_{\Lambda'}\}_{i \in [1, \ell]}$. Specifically, the consistency check of polynomial-key conversion of IT-PACs is done as follows:

- **Linear Combination Phase:** Before both polynomial keys $\Lambda$ and $\Lambda'$ are opened, two parties $\mathcal{P}$ and $\mathcal{V}$ do the following:

  1. $\mathcal{P}$ and $\mathcal{V}$ generate two random IT-PACs $[r(\cdot)]_\Lambda$ and $[r(\cdot)]_{\Lambda'}$ under different polynomial keys by running sub-protocol $\Pi_{\text{PAC}}^{(2B-2)}$, where $r(\cdot)$ is a random polynomial and has the same degree as $v_i(\cdot)$ for $i \in [1, \ell]$.

  2. $\mathcal{V}$ samples seed $\leftarrow \{0, 1\}^\lambda$ and sends it to $\mathcal{P}$. Then, both parties compute $(\chi_1, \ldots, \chi_\ell) := H(\text{seed}) \in \mathbb{F}_\ell$.

  3. $\mathcal{P}$ and $\mathcal{V}$ locally compute $[v(\cdot)]_\Lambda := \sum_{i=1}^{\ell} \chi_i \cdot [v_i(\cdot)]_\Lambda + [r(\cdot)]_\Lambda$ and $[v(\cdot)]_{\Lambda'} := \sum_{i=1}^{\ell} \chi_i \cdot [v_i(\cdot)]_{\Lambda'} + [r(\cdot)]_{\Lambda'}$. Then, $\mathcal{P}$ sends the polynomial $v(\cdot) = \sum_{i=1}^{\ell} \chi_i \cdot v_i(\cdot) + r(\cdot)$ to $\mathcal{V}$.

- **Check Phase:**

  4. $\mathcal{P}$ and $\mathcal{V}$ locally compute $[\epsilon] := [v(\Lambda)] - v(\Lambda)$ and $[\sigma] := [v(\Lambda')] - v(\Lambda')$. Then, both parties run CheckZero($[\epsilon], [\sigma]$) to check that $\epsilon = 0$ and $\sigma = 0$. If the check fails, $\mathcal{V}$ aborts.

$\mathcal{V}$ is able to execute the above check phase after both keys $\Lambda$ and $\Lambda'$ were opened in which the local keys are obtained by $\mathcal{V}$. The linear combination of $v_1(\cdot), \ldots, v_\ell(\cdot)$ is masked by a random polynomial $r(\cdot)$, which assures the zero-knowledge property. Following the proof of Lemma 1, the soundness error is at most $\frac{2B}{|B|^3} + \text{negl}(\lambda)$, as all IT-PACs are generated before the public coefficients $\chi_1, \ldots, \chi_\ell$ are determined and both polynomial keys are opened, and a single polynomial $v(\cdot)$ is opened for guaranteeing consistency.

Integrating AntMan with VOLE-based ZK proofs. While the recent VOLE-based ZK proofs [WYKW21, DIO21, BMRS21, YSWW21, WYX+21, BBMH+21, DILO22] have a communication linear to the circuit size for proving a single generic circuit, our ZK protocol $\Pi_{\text{SIMD}}^{\text{ZK}}$ shown in Figure 4 achieves the sublinear communication for proving SIMD circuits. We can seamlessly integrate $\Pi_{\text{SIMD}}^{\text{ZK}}$ into a VOLE-based ZK protocol to obtain better communication efficiency for proving a single generic circuit. In particular, $\Pi_{\text{SIMD}}^{\text{ZK}}$ is used to prove the sub-circuits that have the SIMD structure, and the VOLE-based ZK protocol is used to prove the remaining parts of the circuit. While protocol $\Pi_{\text{SIMD}}^{\text{ZK}}$ evaluates the circuit using IT-PACs, the VOLE-based ZK protocol adopts IT-MACs to perform the circuit evaluation. Therefore, we need to give efficient procedures that allow to convert between IT-PACs and IT-MACs. Protocol $\Pi_{\text{SIMD}}^{\text{ZK}}$ shown in Figure 4 has implied the conversion procedure from IT-MACs to IT-PACs, which is totally similar. Specifically, let $[v_1(\cdot)], \ldots, [v_\ell(\cdot)]$ be the
IT-PACs generated by protocol $\Pi_{ZK}^{SIMD}$, and $y_{j,i} = v_j(\alpha_i)$ for $i \in [1, B], j \in [1, \ell]$ be the output values that need to be committed by IT-MACs. For each $i \in [1, B], j \in [1, \ell]$, $P$ and $V$ can generate an IT-MAC $\hat{g}(\alpha_i)$ before the polynomial key $\Lambda$ is opened. In particular, for $i \in [1, B], j \in [1, \ell]$, the parties call functionality $F_{VOLE}$ to generate a random IT-MAC $\hat{r}_{j,i}$, and then $P$ sends $d_{j,i} = y_{j,i} - r_{j,i}$ to $V$ and both parties compute $\hat{g}(\alpha_i) := \hat{r}_{j,i} + d_{j,i}$. After $\Lambda$ was opened, $P$ and $V$ execute the verification procedure described in Figure 4 to check the consistency between IT-PAC $[v_j(\cdot)]$ and IT-MACs $[[y_j, 1], \ldots, [y_j, B]]$ for $j \in [1, \ell]$. That is, for each $j \in [1, \ell]$, $P$ and $V$ locally compute an IT-MAC $[y_j] := \sum_{i \in [1, B]} \delta_i(\Lambda) \cdot [y_{j,i}]$, and then run CheckZero([$v_j(\Lambda) - [y_j]$]) to check $v_j(\Lambda) = y_j$.

5.2 Sublinear ZK Proof for Generic Circuits

Below, we show how to extend the ZK protocol on SIMD circuits (as shown in Figure 4) into a ZK protocol that proves satisfiability of a single generic circuit with sublinear communication. To do this, we first compile a generic circuit $C$ into another equivalent circuit $C'$ with $|C'| = |C| + O(B)$, where $B$ is the number of wire values committed by a single IT-PAC. The new circuit $C'$ needs to satisfy the following properties:

1. For each input $w$, $C(w) = C'(w)$.

2. The number of input gates, addition gates and multiplication gates is the multiple of $B$. There are at least $B$ output gates.

3. Every $B$ same-type gates are divided into a group, where the $B$ related wire values in a group will be committed by an IT-PAC.

This is easy to be realized by adding “dummy” wires and gates following the approach [YW22], where the values on the “dummy” wires are set as 0. For completeness, we describe the circuit-transformation procedure PrepCircuit in Appendix D.

Then, we need to deal with the case that the input wires of $B$ gates in a group are not corresponding to the output wires of $B$ gates in any group of previous layers. In this case, the values on these input wires have not been committed by existing IT-PACs. Thus, we let the prover and verifier generate such an IT-PAC by running sub-protocol $\Pi_{PAC}^{(2B-2)}$. However, for a malicious prover, the values committed by the IT-PAC may be inconsistent with the values on the output wires of $B$ gates from different groups in previous layers. Therefore, we give an efficient consistency check to detect such malicious behavior based on the BatchCheck procedure shown in Figure 2. Specifically, for each input IT-PAC $[\hat{g}(\cdot)]$, if the $j$-th wire value $\hat{g}(\alpha_j)$ comes from the $i$-th wire value $\hat{f}(\alpha_i)$ committed by an output IT-PAC $[\hat{f}(\cdot)]$, we need to check $\hat{f}(\alpha_i) = \hat{g}(\alpha_j)$. This corresponds to the wire that carries the value $\hat{g}(\alpha_j) = \hat{f}(\alpha_i)$ in the circuit. Following the previous work [GPS21, YW22], we refer to a tuple $([\hat{f}(\cdot)], [\hat{g}(\cdot)], i, j)$ as a wire tuple. In Section 2.4, we present the approach how to check the consistency of wire tuples in a batch. In the following, we directly give the concrete construction.

In detail, the sublinear ZK protocol $\Pi_{ZK}^{SIMD}$ for proving a single generic circuit can be constructed by extending the protocol $\Pi_{ZK}^{SIMD}$ on SIMD circuits (as described in Figure 4) in the following way.

• **Preprocess circuit.** $P$ and $V$ execute the PrepCircuit shown in Figure 8 of Appendix D to preprocess a generic circuit $C$, and obtain an equivalent circuit $C'$ with the same output. Let $w \in \mathbb{F}^{mB}$ be the input of circuit $C'$ that consists of an actual witness and “dummy” zero values.

• **Circuit evaluation.** The input preprocessing is the same as that of protocol $\Pi_{ZK}^{SIMD}$, except for the following differences:

  - $w$ is written as $(w_1, \ldots, w_B)$ where $w_{1,j}, \ldots, w_{B,j}$ for each $j \in [1, m]$ are packed in a group and will be committed by an IT-PAC. Meanwhile, $w$ will also be committed by $mB$ IT-MACs. Note that $(w_{1,j}, \ldots, w_{B,j})$ for $j \in [1, m]$ corresponds to $B$ input gates in the $j$-th group.
- If \( w_{i,j} \) for \( i \in [1, B], j \in [1, m] \) corresponds to a “dummy” zero value, the IT-MAC \([w_{i,j}] = 0\) can be generated locally by \( \mathcal{P} \) and \( \mathcal{V} \). If \( (w_{1,j}, \ldots, w_{B,j}) \) for \( j \in [1, m] \) corresponds to \( B \) “dummy” zero values, the IT-PAC \([u_j(\cdot)] \) with \( u_j(\alpha_i) = w_{i,j} = 0 \) for \( i \in [1, B] \) can also be generated locally by both parties.

Following a predetermined topological order, \( \mathcal{P} \) and \( \mathcal{V} \) can evaluate the addition and multiplication gates as in protocol \( \Pi_{ZK}^{SIMD} \), except for the following differences:

- If the input wires of \( B \) gates in a group are not corresponding to the output wires of \( B \) gates in any group of previous layers, then \( \mathcal{P} \) computes a degree-(\( B - 1 \)) polynomial \( \tilde{g}(\cdot) \) such that \( \tilde{g}(\alpha_i) = z_i \) for all \( i \in [1, B] \), where \( \{z_i\}_{i \in [1, B]} \) are the values on these input wires.

- Then, \( \mathcal{P} \) and \( \mathcal{V} \) run sub-protocol \( \Pi_{PAC}^{(2B-2)} \) shown in Figure 3 to generate an IT-PAC \([\tilde{g}(\cdot)]\).

- **Consistency check of wire tuples.** Let \( L(i, j) \) be a set of all wire tuples \( \{([f_h(\cdot)], [g_h(\cdot)], i, j)\} \) such that \( \tilde{f}_h(\alpha_i) = \tilde{g}_h(\alpha_j) \). For each \( i, j \in [1, B] \), \( \mathcal{P} \) and \( \mathcal{V} \) check the consistency of the wire tuples in \( L(i, j) \) as follows:

  1. Let \( \ell \) be the size of \( L(i, j) \), and \( ([f_1(\cdot)], [g_1(\cdot)], i, j), \ldots, ([f_\ell(\cdot)], [g_\ell(\cdot)], i, j) \) be the wire tuples in \( L(i, j) \).
  2. The parties \( \mathcal{P} \) and \( \mathcal{V} \) execute the linear-combination phase of the BatchCheck\( (B-1), (B-1), 1 \) procedure (as shown in Figure 2) on inputs \( \{([f_1(\cdot)], \ldots, [f_\ell(\cdot)]) \text{ and } ([g_1(\cdot)], \ldots, [g_\ell(\cdot)]\} \) to check that \( \tilde{f}_h(\alpha_i) = \tilde{g}_h(\alpha_j) \) for all \( h \in [1, \ell] \) before the polynomial key \( \Lambda \) is opened.
  3. \( \mathcal{P} \) and \( \mathcal{V} \) execute the check phase of BatchCheck\( (B-1), (B-1), 1 \) to complete the above check, where \( \mathcal{V} \) can perform the check after the key \( \Lambda \) was opened and local keys on the IT-PACs were computed. If the check fails, \( \mathcal{V} \) aborts.

A direct optimization for the consistency check as describe above is that \( \mathcal{V} \) sends only one random seed to \( \mathcal{P} \) for all \( B^2 \) executions of BatchCheck, and then both parties can use the seed and a random oracle to generate the public coefficients for all BatchCheck executions. Note that all \( B^2 \) executions of BatchCheck can be run in parallel. The above consistency check can be executed in parallel with the correctness check of multiplication gates. Therefore, the ZK protocol \( \Pi_{ZK}^{\text{generic}} \) has the same rounds as protocol \( \Pi_{ZK}^{SIMD} \), and thus is constant-round. The communication complexity of protocol \( \Pi_{ZK}^{\text{generic}} \) is \( O(|C|/B + B^2) \), and becomes \( O(|C|^{3/4}) \) sublinear to the circuit size if \( B = |C|^{1/4} \). The communication for addition gates is only from the possible IT-PAC generation when the values on the input wires of these gates are not committed by any existing IT-PAC, and thus depends on the circuit structure.

The security proof of protocol \( \Pi_{ZK}^{\text{generic}} \) is similar to that of protocol \( \Pi_{ZK}^{SIMD} \), where the simulation of sub-protocol \( \Pi_{PAC}^{(2B-2)} \) for generating IT-PACs \( \{[\tilde{g}(\cdot)]\} \) is the same as that of \( \Pi_{PAC}^{(2B-2)} \) for generating IT-PACs \( \{([h_j(\cdot)], [\tilde{h}_j(\cdot)])\} \). Furthermore, the consistency-check procedure for wire tuples is easy to simulate by invoking the simulator for the BatchCheck procedure involved in the proof of Theorem 1. Therefore, for the security proof of protocol \( \Pi_{ZK}^{\text{generic}} \), we only need to analyze the soundness error of the consistency-check procedure on wire tuples, and the other part of the proof just follows the proof of Theorem 1. In particular, we have the following lemma.

**Lemma 2.** For a malicious prover \( \mathcal{P} \) and an honest verifier \( \mathcal{V} \), if there exists an inconsistent wire tuple, \( \mathcal{V} \) aborts in the execution of protocol \( \Pi_{ZK}^{\text{generic}} \) except with probability at most \( \frac{2B}{|I|} + \text{neg}(\lambda) \).

Based on Lemma 1 and Lemma 4 of Appendix C, the proof of the above lemma is straightforward. Particularly, if there exists some \( h \in [1, \ell] \) such that \( \tilde{f}_h(\alpha_i) \neq \tilde{g}_h(\alpha_j) \) for some \( i, j \in [1, B] \), the BatchCheck procedure will abort except with probability \( \frac{2B}{|I|} + \text{neg}(\lambda) \). Combining the proof of Theorem 1 with Lemma 2, we can obtain the following corollary.
Corollary 1. Protocol $\Pi_{ZK}^{\text{generic}}$ UC-realizes functionality $F_{\Pi}^1$ on a single generic circuit in the $(F_{\text{VOLE}}, F_{\text{Com}})$-hybrid model with soundness error at most $\frac{4B+3}{|\mathbb{F}|} + \text{negl}(\lambda)$.

6 Implementation and Benchmarking

6.1 Practical Optimizations

Faster polynomial interpolation and multiplication. For every multiplication gate, we have the input polynomials $f(\cdot), g(\cdot) \in \mathbb{F}[X]$ of degree $(B - 1)$, and need to compute the polynomial $\tilde{h}(\cdot) = f(\cdot) \cdot g(\cdot)$ and a degree-$B$ polynomial $h(\cdot)$ such that $h(\alpha_i) = \tilde{h}(\alpha_i)$ for $i \in [1, B]$. To maximize the performance, we represent every degree-$(B - 1)$ polynomial by the polynomial values evaluated at all $B$-th roots of unity in $\mathbb{F}$. This representation brings a lot of benefits: 1) we can directly use number theoretic transformation (NTT) to switch between the representation of polynomial values and the representation of polynomial coefficients; 2) the set of polynomial values representing $\tilde{h}(\cdot)$ evaluated at all $(2B - 1)$-th roots of unity contains the set of polynomial values representing $h(\cdot)$ evaluated at all $B$-th roots of unity. In this way, the polynomial-value representation of $\tilde{h}(\cdot)$ can be directly computed by $B$ field multiplications. The computation of polynomial $\tilde{h}(\cdot)$ only requires additionally applying inverse NTT and NTT to switch between different representations of the polynomials $f(\cdot)$ and $g(\cdot)$, followed by $B$ field multiplications.

Better utilization of plaintext slots in AHE. The AHE schemes based on ring-LWE such as [BGV12, Bra12, FV12] support the efficient computation over multiple independent slots, and allow to manipulate multiple plaintexts at once using SIMD operations. Taking advantage of multiple plaintext slots is the key to obtain high efficiency in the AHE schemes. In our IT-PAC generation protocol with simplified notation, the verifier has a vector $a \in \mathbb{F}_k$ (where $k = 2B - 2$ when applying this protocol into our ZK protocol), and the prover has a matrix $M \in \mathbb{F}^{\ell \times k}$ and is desired to get a vector $M \cdot a \in \mathbb{F}^{\ell}$. Let $S$ be the number of slots (which is 8192 in our implementation). One way to accomplish this task is to have the prover obtaining the ciphertexts on plaintext vectors $\hat{a}_i = (a_i, \ldots, a_i) \in \mathbb{F}^S$ for all $i \in [1, k]$. However, the communication cost in this case is $O(BS)$. To reduce the communication, we adopt the “diagonal method” in prior work [HS14]. In particular, the verifier fills $S$ slots with copies of $a$ and sends a rotation key to the prover. Then, the prover uses the key to rotate the ciphertexts on vector $a$ and obtains the encryption of a cyclic matrix $A$ defined by $a$. The rest of the computation remains the same except for homomorphically operating on the ciphertext of matrix $A$.

6.2 Parameters and Testbed Configuration

We implemented our ZK protocol AntMan for proving SIMD circuits and demonstrate its performance by a series of experiments. We use two Amazon EC2 m5.8xlarge instances located in the same region to act as the prover and verifier. We use 4 threads and throttle the bandwidth to 1 Gbps unless otherwise specified. Our protocol AntMan adopts the BGV homomorphic encryption with a single level [BGV12] to instantiate the AHE scheme, and uses the LPN-based VOLE protocol [WYKW21] to realize functionality $F_{\text{VOLE}}$. In our ZK protocol, addition gates are free and the performance is dominated by evaluating and checking multiplication gates.

We use a finite field $\mathbb{F}$ defined by a prime $p = 2^{50} - 2^{28} + 1$, which guarantees that $2N$-th roots of unity exist for any $N = 2^k$ and $k < 28$. We set the computational security parameter $\lambda = 128$ and statistical security parameter $\rho = \log |\mathbb{F}| - \log(2B + 3) > 40$, where $B$ is the number of executions of a circuit and chosen from 16 to 2048. We often refer to $B$ as a batch size as well. In our implementation, we consider a setup phase to generate the AHE ciphertexts on the powers of a polynomial key $\Lambda$ and rotate these ciphertexts as described in Section 6.1. The setup cost is independent of the circuit size and only
depends on the parameter \( B \). Our experimental results involve the running time to execute the setup phase. For performance evaluation, we compare AntMan with the state-of-the-art VOLE-based ZK implementation QuickSilver [YSWW21].

### 6.3 Performance for Circuit Size and Batch Size

The performance of our ZK protocol AntMan does not depend on the circuit structure, and is only related to the circuit size \(|C|\) and the batch size \( B \). Therefore, we evaluate the performance using random circuits.

**Performance vs. circuit size.** In Figure 5, we analyze how the throughput of AntMan changes over different circuit sizes. We study the performance on proving \((B, |C|)\)-SIMD circuits with \( B \in \{64, 256\} \) and that \(|C|\) is chosen from \(2^{15}\) to \(2^{23}\). From this figure, we observe that the overall performance of our ZK protocol increases as the circuit size becomes larger. This is because the setup cost of \( O(B) \) is amortized over the circuit, and thus a larger circuit leads to a smaller amortized cost. The highest throughput is reached when the circuit size is larger than \(2^{20}\), after that the throughput is stable. Indeed, the throughput in this case is roughly the throughput without counting the setup cost.

**Performance vs. batch size.** Now we fix the circuit size \(|C|\) to be \(2^{20}\) and study how different batch sizes (i.e., \( B \)) impacts the performance of our ZK protocol. In Table 1, we report the running time and communication cost of AntMan with batch sizes \( B \) changed from 16 to 2048.

Because our AHE parameters support up to 8192 slots, the communication cost for the setup phase is 5.1 MB for all choices of \( B \). This consists of the ciphertexts encrypting the powers of a polynomial key (0.4 MB) as well as rotation keys (4.7 MB). When \( B \) is greater than 2048, more ciphertexts need to be sent but it does not impact the overall setup communication by much. The setup computation cost is mostly brought from rotation operations.

As for the performance without the setup cost, we observe that we are able to achieve better than one-field-element per multiplication gate once \( B \geq 16 \). The amortized running time per multiplication gate of AntMan decreases as the number of circuit executions increases, and stays stable when the batch size is greater than 128. However, it is still 30\% slower than QuickSilver under the 1Gbps network bandwidth. In terms of communication cost, the communication per multiplication gate for AntMan is reduced by half every time \( B \) doubles. When \( B = 2048 \), the communication cost per multiplication gate of our ZK...
### Table 1: The communication and running time of our ZK protocol.
The running time is benchmarked with 4 threads and 1 Gbps bandwidth. The circuit size $|C| = 2^{20}$ for the whole table. The setup communication cost for all $B$ in the table is 5.1 MB.

<table>
<thead>
<tr>
<th>$B$</th>
<th>Running time</th>
<th>Communication</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setup (ms)</td>
<td>Per gate ($\mu$s)</td>
</tr>
<tr>
<td>16</td>
<td>138</td>
<td>0.241</td>
</tr>
<tr>
<td>32</td>
<td>179</td>
<td>0.181</td>
</tr>
<tr>
<td>64</td>
<td>263</td>
<td>0.156</td>
</tr>
<tr>
<td>128</td>
<td>430</td>
<td>0.144</td>
</tr>
<tr>
<td>256</td>
<td>761</td>
<td>0.142</td>
</tr>
<tr>
<td>512</td>
<td>1430</td>
<td>0.142</td>
</tr>
<tr>
<td>1024</td>
<td>2743</td>
<td>0.141</td>
</tr>
<tr>
<td>2048</td>
<td>5445</td>
<td>0.141</td>
</tr>
<tr>
<td>QuickSilver</td>
<td>0</td>
<td>0.107</td>
</tr>
</tbody>
</table>

### Table 2: The performance of our ZK protocol subject to the bandwidth and the number of threads.
The benchmark results are the number of million MULT gates per second (mgps). QuickSilver-$\infty$ refers to the theoretical performance of QuickSilver with infinity computational power and thus the running time is solely determined by the communication.

<table>
<thead>
<tr>
<th>Protocol-thread</th>
<th>Network Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10 Mbps</td>
</tr>
<tr>
<td>AntMan-1</td>
<td>1.79</td>
</tr>
<tr>
<td>AntMan-2</td>
<td>3.02</td>
</tr>
<tr>
<td>AntMan-4</td>
<td>4.86</td>
</tr>
<tr>
<td>AntMan-8</td>
<td>6.30</td>
</tr>
<tr>
<td>AntMan-16</td>
<td>7.56</td>
</tr>
<tr>
<td>QuickSilver-$\infty$</td>
<td>0.17</td>
</tr>
</tbody>
</table>

6.4 Performance for Threads and Bandwidths

In Table 2, we show how multi-threading and different bandwidths affect the performance of the ZK protocol AntMan. In particular, we fix the batch size $B = 1024$ and the circuit size $|C| = 2^{21}$. Our ZK protocol is computationally heavy, and thus the multi-threading boosts the efficiency significantly. In a high bandwidth setting (1 Gbps), the throughput of AntMan increases from 2.09 to 17.74 mgps when the number of threads increases from 1 to 16. On the other hand, AntMan is highly communication-efficient, and thus performs well in low bandwidth settings. The throughput of AntMan does not significantly benefit from the increase of network bandwidths when it is higher than 50 Mbps. It is due to the fact that the online communication cost is reduced by a factor of $B$ asymptotically, compared to the ZK protocol QuickSilver [YSWW21].
<table>
<thead>
<tr>
<th>Operations</th>
<th>Running Time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BGV homomorphic evaluation</td>
<td>84.53</td>
</tr>
<tr>
<td>BGV decryption</td>
<td>1.5</td>
</tr>
<tr>
<td>Polynomial multiplication</td>
<td>24.84</td>
</tr>
<tr>
<td>Hashing (SHA-256)</td>
<td>0.98</td>
</tr>
<tr>
<td>Check of MULT gates</td>
<td>7.74</td>
</tr>
<tr>
<td>Others</td>
<td>22.47</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>142.06</strong></td>
</tr>
</tbody>
</table>

Table 3: The *microbenchmark of our ZK protocol*. The running time is the amortized time for proving one multiplication gate. The communication time is involved in the “Others” part.

### 6.5 Microbenchmarking

To understand the slowest part of our ZK protocol, we conduct a microbenchmark of the protocol execution in Table 3. In this experiment, we synthesize a random circuit with $|C| = 2^{22}$ multiplication gates, and prove $B = 256$ executions of a circuit (and thus $2^{30}$ multiplication gates in total). Other choices of $B$ and $|C|$ have a similar proportion for microbenchmark. In this table, 5 major expensive operations are counted. The computation cost mainly comes from the homomorphic operations of AHE and NTT operations. The homomorphic evaluation of BGV ciphertexts dominates the whole computation cost, and takes around 60% of the total running time. The polynomial multiplication (involving the operations of NTT and inverse NTT) takes about 18% of the total running time. Note that the BGV encryption and rotation operations are performed only once at the setup phase, and the setup cost can be amortized to negligible when proving a large circuit.

### 7 Conclusion

This paper made the first step toward sublinear communication for VOLE-based ZK proofs, and achieved high concrete efficiency for SIMD circuits. The result shows a new direction to design efficient ZK proofs, and many open questions deserve further study: 1) design a protocol of generating IT-PACs with similar efficiency to realize some weak functionality that can be used in ZK protocols, and make the design of ZK protocols modular; 2) improve the asymptotic and concrete efficiencies of our ZK protocol with communication of $O(|C|^{3/4})$ for proving a single execution of an arbitrary circuit; 3) improve the computational complexity of the protocol to something linear to the circuit size. 4) develop automatic tools to adopt different techniques for proving different parts of the statement in zero-knowledge.

### Acknowledgements

Work of Kang Yang is supported by the National Natural Science Foundation of China (Grant Nos. 62102037, 61932019, 62022018). Work of Xiao Wang is supported in part by DARPA under Contract No. HR001120C0087, NSF award #2016240, and research awards from Facebook and Google. The views, opinions, and/or findings expressed are those of the author(s) and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.
References


A More Preliminaries

A.1 Security Model and Functionalities

We use the universal composability (UC) framework [Can01] to prove security of our ZK protocol in the presence of a malicious, static adversary. We say that a protocol $\Pi$ UC-realizes an ideal functionality $F$ if for every probabilistic polynomial time (PPT) adversary $A$, there exists a PPT simulator $S$, such that for
Functionality $F_{Com}$

This functionality runs with two parties $P_A$ and $P_B$ as follows:

**Commit:** Upon receiving $(\text{Commit}, x, \tau_x)$ from $P_A$, store $(x, \tau_x)$ and output $\tau_x$ to $P_B$, where $\tau_x$ is a handle that is used to identify the message $x$.

**Open:** Upon receiving $(\text{Open}, \tau_x)$ from $P_A$, if a tuple $(x, \tau_x)$ was previously stored, output $(x, \tau_x)$ to $P_B$.

Figure 6: Two-party commitment functionality.

Functionality $F_{\text{VOLE}}$

This functionality works over a field $\mathbb{F}$, and interacts with two parties $P$ and $V$ as well as an adversary as follows:

**Initialize:** Upon receiving $(\text{init})$ from $P$ and $V$, if $V$ is honest, then sample $\Delta \leftarrow \mathbb{F}$, else receive $\Delta \in \mathbb{F}$ from the adversary. Store $\Delta$ and ignore all subsequent (init) commands.

**Extend:** Upon receiving $(\text{extend}, n)$ from $P$ and $V$, do the following:

- If $V$ is honest, sample $v \leftarrow \mathbb{F}^n$. Otherwise, receive $v \in \mathbb{F}^n$ from the adversary.
- If $P$ is honest, sample $u \leftarrow \mathbb{F}^n$ and compute $w := v + u \cdot \Delta \in \mathbb{F}^n$. Otherwise, receive $u \in \mathbb{F}^n$ and $w \in \mathbb{F}^n$ from the adversary, and then recompute $v := w - u \cdot \Delta \in \mathbb{F}^n$.
- Output $(u, w)$ to $P$ and $v$ to $V$.

Figure 7: Functionality for VOLE correlations.

Every PPT environment $Z$, the output distribution of $Z$ in the real-world execution where the parties interact with $A$ and execute $\Pi$ is computationally indistinguishable from the one in the ideal-world execution where the parties interact with $S$ and $F$.

Our protocol will invoke a commitment functionality $F_{Com}$ that is reviewed in Figure 6 and can be UC-realized by defining $H(m, r)$ as a commitment on a message $m$, where $H$ is a random oracle and $r$ is a randomness.

A.2 Generation of IT-MACs from VOLE

The IT-MAC commitments on random messages can be efficiently generated by the recent LPN-based VOLE protocols with sublinear communication in the malicious setting [BCGI18, YWL+20, WYKW21]. We model random VOLE in the standard functionality shown in Figure 7. Two parties $P$ and $V$ can transform the IT-MAC commitments on random messages into that on chosen messages in the standard way by sending an additional element for each commitment (see our ZK protocols shown in Section 5 or [WYKW21, DIO21, BMRS21, YSWW21, WYX+21, BBMH+21] for details).

A.3 More Details for AHE Schemes

An additively homomorphic encryption (AHE) scheme $\text{AHE} = (\text{Setup}, \text{KeyGen}, \text{Enc}, \text{Dec})$ is defined as follows:

- $\text{Setup}(1^\lambda)$: On input a security parameter $\lambda$, this algorithm outputs a set of public parameters $\text{par}$.
- $\text{KeyGen}(\text{par})$: On input the set of public parameters $\text{par}$, this algorithm outputs a secret key $\text{sk}$.
- $\text{Enc}(\text{sk}, m)$: On input the secret key $\text{sk}$ and a message $m \in \mathbb{F}$ where $\text{par}$ is assumed to be an implicit input, this algorithm outputs a ciphertext $c$. 

25
• **Dec**(sk, c): On input the secret key sk and a ciphertext c where par is an implicit input, this algorithm outputs a message m.

• **Additively homomorphic operations**: Given the set of public parameters par and a ciphertext c = Enc(sk, x), a party P can compute a ciphertext c′ = y · c − b without knowing secret key sk, where y, b ∈ F are known by P. The party V owning sk can decrypt c′ to obtain a = Dec(sk, c′) = x · y − b ∈ F. Here, we require that the AHE scheme achieves circuit privacy, which guarantees that c′ does not leak any information about y and b even to the owner of sk. We refer the reader to [IP07, BdMW16, dCJV21] for the formal definition of circuit privacy. Furthermore, given par and two ciphertexts c1 = Enc(sk, m1) and c2 = Enc(sk, m2), one can compute c1 + c2 = Enc(sk, m1 + m2) without knowing sk.

Informally, we say that the scheme AHE is correct, if the ciphertext c on a message m, which is obtained by Enc(sk, m) or the additively homomorphic operations of some ciphertexts generated by Enc(sk, ·), can be decrypted to m via Dec(sk, c) with probability 1 − negl(λ).

Our implementation adopts the BGV homomorphic encryption with a single level [BGV12] to instantiate the scheme AHE. In the BGV-AHE scheme, while the ciphertexts are defined over a ring R = F/q, the plaintexts are co-prime. Using the packing technique, we can pack multiple values in a single ciphertext and support parallel computation in the single instruction multiple data (SIMD) way. In particular, we can set F = F_p, for an element a ∈ R that is obtained by R = Z[X]/(X^N + 1) is a polynomial ring with integer coefficients modulo X^N + 1, where N is a power of two integer and p, q ∈ N are co-prime. We refer the reader to [BGV12, dCJV21] for the formal definition of circuit privacy. Besides, we can also use the BFV homomorphic encryption with a single level [Bra12, FV12] to instantiate the AHE scheme, where the circuit privacy can be guaranteed in the more efficient way using the recent rounding technique [dCJV21].

### B Proof of Lemma 1

In this section, we prove Lemma 1 that is restated as follows.

**Lemma 3** (Lemma 1, restated). Let P be a malicious party who interacts with an honest verifier V during the execution of BatchCheck. Let H be a random oracle. If there exists some i ∈ [1, ℓ], j ∈ [1, ℓ] such that f_j(α_i) ≠ g_j(β_i), then the probability that V accepts at the end of BatchCheck is at most \( \frac{\max(k, m) + 2}{|\mathbb{F}|} \) + negl(λ).

**Proof.** Let \( f(\cdot) \) and \( g(\cdot) \) be the polynomials committed in IT-PACs \( f(\cdot) \) and \( g(\cdot) \) respectively, where \( f(\cdot) = \sum_{j \in [1, \ell]} x_j \cdot [f_j(\cdot)] + [r(\cdot)] \) and \( g(\cdot) = \sum_{j \in [1, \ell]} x_j \cdot [g_j(\cdot)] + [s(\cdot)] \). This means that \( f(\cdot) = \sum_{j \in [1, \ell]} x_j \cdot \hat{f}_j(\cdot) + r(\cdot) \in \mathbb{F}[X] \) and \( g(\cdot) = \sum_{j \in [1, \ell]} x_j \cdot \hat{g}_j(\cdot) + s(\cdot) \in \mathbb{F}[X] \). Let \( f'(\cdot) \) and \( g'(\cdot) \) be two polynomials opened by the malicious P in the step 3 of the BatchCheck procedure.

Let \( E_1 \) be the event that \( f'(\Lambda) \neq f(\Lambda) \) or \( g'(\Lambda) \neq g(\Lambda) \) but V accepts in the CheckZero procedure. According to the security of CheckZero, we have that \( \Pr[E_1] \leq \frac{1}{|\mathbb{F}|} + \text{negl}(\lambda) \).

Let \( E_2 \) be the event that \( f'(\Lambda) = f(\Lambda) \) and \( g'(\Lambda) = g(\Lambda) \) but \( f'(\cdot) \neq f(\cdot) \) or \( g'(\cdot) \neq g(\cdot) \). Note that the probabilities \( f'(\cdot) \) and \( g'(\cdot) \) are opened by malicious P before the polynomial key Λ known by P. At least one of these two polynomials \( f'(\cdot) - f(\cdot) \) and \( g'(\cdot) - g(\cdot) \) is non-zero, and the degrees of \( f'(\cdot) - f(\cdot) \) and \( g'(\cdot) - g(\cdot) \) are bounded by k and m respectively. Therefore, for a uniform \( \Lambda \in \mathbb{F} \), the probability that \( f'(\Lambda) - f(\Lambda) = 0 \) and \( g'(\Lambda) - g(\Lambda) = 0 \) is at most \( \frac{\max(k, m)}{|\mathbb{F}|} \). In other words, \( \Pr[E_2] \leq \frac{\max(k, m)}{|\mathbb{F}|} \).
Let $E_3$ be the event that there exists some $i \in [1, l], j \in [1, \ell]$ such that $f_j(\alpha_i) \neq g_j(\beta_i)$ but $\mathcal{V}$ accepts at the end of BatchCheck. We assume that both $E_1$ and $E_2$ do not happen. Thus, we have that $f'(\cdot) = \sum_{j \in [1, \ell]} \chi_j \cdot f_j(\cdot) + r(\cdot)$ or $g'(\cdot) = g(\cdot) = \sum_{j \in [1, \ell]} \chi_j \cdot g_j(\cdot) + s(\cdot)$. Since $\mathcal{V}$ accepts, we obtain that $f'(\alpha_i) = g'(\alpha_i)$ for $i \in [1, \ell]$. Therefore, $\sum_{j \in [1, \ell]} \chi_j \cdot (f_j(\alpha_i) - g_j(\alpha_i)) + (r(\alpha_i) - s(\alpha_i)) = 0$ for each $i \in [1, t]$. If the malicious $\mathcal{P}$ does not make a query seed to random oracle $H$ before receiving seed, then $\chi_1, \ldots, \chi_\ell$ are determined after the polynomials $\{f_j(\cdot), g_j(\cdot)\}_{j=1}^\ell, r(\cdot)$ and $s(\cdot)$ have already been defined, and thus are independent of these polynomials. In this case we have that $\Pr[E_3 | \neg(E_1 \cup E_2)] \leq \frac{1}{|F|}$. The probability that $\mathcal{P}$ queried seed to random oracle $H$ before $\mathcal{V}$ sends seed to $\mathcal{P}$ is at most $\frac{q}{2^\alpha}$, where $q$ is the number of queries to random oracle $H$. Together, we obtain that $\Pr[E_3 | \neg(E_1 \cup E_2)] \leq \frac{1}{|F|} + \frac{q}{2^\alpha} = \frac{1}{|F|} + \text{neg}(\lambda)$.

Overall, we have the following:

$$
\Pr[E_3] = \Pr[E_3 | E_1 \cup E_2] \cdot \Pr[E_1 \cup E_2] + \Pr[E_3 | \neg(E_1 \cup E_2)] \cdot \Pr[\neg(E_1 \cup E_2)] \\
\leq \Pr[E_1 \cup E_2] + \Pr[E_3 | \neg(E_1 \cup E_2)] \\
\leq \Pr[E_1] + \Pr[E_2] + \Pr[E_3 | \neg(E_1 \cup E_2)] \\
\leq \frac{\max\{k, m\} + 2}{|F|} + \text{neg}(\lambda),
$$

which completes the proof. \qed

## C  Proof of Theorem 1

In this section, we give the formal proof of Theorem 1. First of all, we extend Lemma 1 from the information-theoretic setting to the computational setting. While Lemma 1 assumes that the polynomial key $\Lambda$ is information-theoretically secure, we prove that the result claimed in the lemma still holds, even if the malicious $\mathcal{P}$ is given the AHE ciphertexts $\text{Enc}(\Lambda)$, ..., $\text{Enc}(\Lambda^h)$ with $h = \max\{k, m\}$ and the input IT-PACs of the BatchCheck procedure are generated by executing the protocol $\Pi_{\text{IT-PAC}}^h$. In particular, we have the following lemma:

**Lemma 4.** Let the IT-PACs used in the BatchCheck procedure be generated by two parties $\mathcal{P}$ and $\mathcal{V}$ by running protocol $\Pi_{\text{IT-PAC}}^h$ shown in Figure 3 where $h = \max\{k, m\}$. Let $H$ be a random oracle and $G$ be a pseudorandom generator. If the AHE scheme is CPA secure and satisfies the degree-restriction property, then the probability that there exists some $i \in [1, l], j \in [1, \ell]$ such that $f_j(\alpha_i) \neq g_j(\beta_i)$ but an honest verifier $\mathcal{V}$ accepts at the end of BatchCheck is bounded by $\frac{\max\{k, m\} + 2}{|F|} + \text{neg}(\lambda)$.

**Proof.** We consider that $\mathcal{P}$ is corrupted by a PPT malicious adversary $A$ and $\mathcal{V}$ is honest. In this proof, we will reuse the notation used in the proof of Lemma 1. For example, the events $E_1, E_2, E_3$ and the polynomials $f'(\cdot), g'(\cdot)$ opened by $\mathcal{P}$ during the BatchCheck procedure. In the protocol $\Pi_{\text{IT-PAC}}^h$, if $A$ sends a ciphertext evaluated on a polynomial of degree $h' > h$ to the honest verifier $\mathcal{V}$, then it is straightforward to construct an algorithm who breaks the degree-restriction property of the AHE scheme. In particular, the algorithm obtains the ciphertexts $\langle \Lambda \rangle, \ldots, \langle \Lambda^h \rangle$ from the degree-restriction game, and then forwards them to $\mathcal{A}$. Then, the algorithm randomly chooses one from the ciphertexts sent by $\mathcal{A}$ to $\mathcal{F}_{\text{Com}}$ as its ciphertext sent to the degree-restriction game. Therefore, the probability that $A$ sends a ciphertext evaluated on a polynomial of degree $h' > h$ is bound by the advantage of the adversary to break the degree-restriction property, and thus is negligible in $\lambda$. In the following proof, we always assume that the degree of the polynomials committed in the IT-PACs generated by protocol $\Pi_{\text{IT-PAC}}^h$ is bounded by $h = \max\{k, m\}$.

We consider a hybrid-check procedure denoted by HybridCheck, which is the same as BatchCheck except that the verification of CheckZero([$\mu$], [$\nu$]) is modified as follows:
Let $M_\mu$ and $M_\nu$ be the MACs involved in the IT-MACs $[\mu]$ and $[\nu]$ respectively, where $[\mu] = [f(\Lambda)] - f'(\Lambda)$ and $[\nu] = [g(\Lambda)] - g'(\Lambda)$. Use $M_\mu$ and $M_\nu$ to check the correctness of the hash value sent by $P$.

Check that $z_1 = f'(\Lambda)$ and $z_2 = g'(\Lambda)$, where $z_1, z_2$ are the values committed in the IT-MACs $[f(\Lambda)]$ and $[g(\Lambda)]$.

It is easy to see that the output of HybridCheck is identical to that of CheckZero, unless event $E_1$ occurs with probability at most $\frac{1}{|\mathbb{F}|} + \text{negl}(\lambda)$. Note that global key $\Delta \in \mathbb{F}$ is uniformly random in the $\mathcal{F}_{\text{VOLE}}$-hybrid model. Below, we assume that $E_1$ does not occur.

Based on the HybridCheck procedure, we construct the following hybrid protocol that is executed between adversary $A$ and a PPT simulator $S_{\text{hybrid}}$:

1. On behalf of an honest verifier, $S_{\text{hybrid}}$ simulates the phase to create and encrypt a uniform polynomial key $\Lambda$ following the protocol description, except that the secret key $sk$ and randomness used in the AHE ciphertexts are now sampled at random rather than being generated from a random seed. The resulting ciphertexts $\langle \Lambda \rangle, \ldots, \langle \Lambda^h \rangle$ are sent to $A$.

2. $S_{\text{hybrid}}$ emulates functionality $\mathcal{F}_{\text{VOLE}}$ by recording the vectors $u, w \in \mathbb{F}^{2\ell+2}$ sent by $A$ to $\mathcal{F}_{\text{VOLE}}$, where there are $2\ell + 2$ IT-PACs that need to be generated. Then, $S_{\text{hybrid}}$ sets $M_i = w_i$ for $i \in [1, 2\ell + 2]$ as the MACs in the IT-PACs $\{\{f_j(\cdot), [g_j(\cdot)]\}\}_{j \in [1, \ell]}$ and $(r[\cdot], s[\cdot])$.

3. $S_{\text{hybrid}}$ emulates functionality $\mathcal{F}_{\text{Com}}$ by receiving the ciphertexts $\langle b_1 \rangle, \ldots, \langle b_{2\ell+2} \rangle$ sent by $A$ to $\mathcal{F}_{\text{Com}}$ and sending a handle $\tau_2$ to $A$. Then, $S_{\text{hybrid}}$ runs the check phase of the HybridCheck procedure with $A$, and then obtains the values $M_\mu, M_\nu, z_1, z_2 \in \mathbb{F}$ and the opened polynomials $f'(), g'()$. Then, $S_{\text{hybrid}}$ checks that $f'() = g'()$ for $i \in [1, \ell]$ and aborts if the check fails.

4. Using $(y_i, M_i)$ for all $i \in [1, 2\ell + 2]$, $S_{\text{hybrid}}$ runs the linear-combination phase of the HybridCheck procedure with $A$, and then obtains the values $M_\mu, M_\nu, z_1, z_2 \in \mathbb{F}$ and the opened polynomials $f'(), g'()$. Then, $S_{\text{hybrid}}$ checks that $f'() = g'()$ for $i \in [1, \ell]$ and aborts if the check fails.

5. $S_{\text{hybrid}}$ sends $\Lambda$ to $A$, and emulates $\mathcal{F}_{\text{Com}}$ by receiving a handle $\tau_2$ from $A$.

6. Using the key $\Lambda$, $(M_\mu, M_\nu, z_1, z_2)$ and $(f'(), g'())$, $S_{\text{hybrid}}$ runs the check phase of the HybridCheck procedure with $A$.

For the case of a malicious prover $P$, we only need to consider the soundness. In this case, it is unnecessary to commit and open a random seed that is used to generate the secret key and randomness, as the verifier is always honest. Together with that the output of $G$ is pseudorandom, the above hybrid protocol is computationally indistinguishable from the protocol $\Pi_{\text{IT-PAC}}^h$ combining with BatchCheck, when only considering the soundness.

In the following, we assume that event $E_2$ happens in the above hybrid protocol, meaning that $z_1 = f'(\Lambda)$ and $z_2 = g'(\Lambda)$ but $f'(\cdot) \neq f'(\cdot)$ or $g'(\cdot) \neq g'(\cdot)$ always hold, where $z_1$ and $z_2$ are computed by $S_{\text{hybrid}}$ as described above. Specifically, for a PPT adversary $A$ who makes $E_2$ happen, we construct a PPT algorithm $B$ who breaks the CPA security of the AHE scheme. Algorithm $B$ interacts with $A$ as follows:

1. $B$ samples two random values $\Lambda, \Lambda^* \leftarrow \mathbb{F}$, and then sends $h$ message pairs $(\Lambda^i, (\Lambda^*)^i)$ for $i \in [1, h]$ to the CPA game. Then, $B$ obtains $h$ challenge ciphertexts $c_1, \ldots, c_h$ from the CPA game, where $c_i$ is the encryption of either $\Lambda^i$ or $(\Lambda^*)^i$ for $i \in [1, h]$. Algorithm $B$ sends $c_1, \ldots, c_h$ to $A$.

2. $B$ emulates functionality $\mathcal{F}_{\text{VOLE}}$ by recording the vectors $u, w$ sent by $A$ to $\mathcal{F}_{\text{VOLE}}$, and then sets $M_i = w_i$ for $i \in [1, 2\ell + 2]$. 
3. \( \mathcal{B} \) emulates \( \mathcal{F}_{\text{Com}} \) by receiving the ciphertexts \( \langle b_1 \rangle, \ldots, \langle b_{2\ell+2} \rangle \) sent by \( \mathcal{A} \) to \( \mathcal{F}_{\text{Com}} \) and sending a handle \( \tau_2 \) to \( \mathcal{A} \).

4. Using \( \{M_i\}_{i \in [1,2\ell+2]} \), \( \mathcal{B} \) runs the linear-combination phase of the HybridCheck procedure with \( \mathcal{A} \), and then obtains the values \( M_{i_1}, M_{i_2} \in \mathbb{F} \) and the opened polynomials \( f'(\cdot), g'(\cdot) \). Then, \( \mathcal{B} \) checks that \( f'(\alpha_i) = g'(\beta_i) \) for \( i \in [1, \ell] \) and aborts if the check fails.

5. Using \( \Lambda, (M_{i_1}, M_{i_2}) \) and \( (f'(\cdot), g'(\cdot)) \), \( \mathcal{B} \) runs the check phase of the HybridCheck procedure with \( \mathcal{A} \). In particular, \( \mathcal{B} \) always uses \( \Lambda \) to check that \( z_1 = f'(\Lambda) \) and \( z_2 = g'(\Lambda) \), ignoring which key (\( \Lambda \) or \( \Lambda^* \)) is used to compute \( \{c_i\}_{i \in [1,\ell]} \). Actually, this check is implicit and assumed to be passed as \( E_2 \) occurs. Additionally, \( \mathcal{B} \) uses the MACs \( M_{i_1} \) and \( M_{i_2} \) to check the correctness of the hash value sent by \( \mathcal{A} \) in the CheckZero procedure.

In the case that event \( E_2 \) occurs, \( \mathcal{B} \) behaves just like \( \mathcal{S}_{\text{hybrid}} \), except for the encryption of a polynomial key. If the challenge ciphertexts \( c_1, \ldots, c_\ell \) are the encryption of the powers of \( \lambda \), then the protocol execution simulated by \( \mathcal{B} \) is the same as the above hybrid protocol. Otherwise, the key \( \Lambda \) used in the HybridCheck procedure is independent of the adversary’s view, and thus is information-theoretically secure. From the proof of Lemma 1, we have that the event \( E_2 \) occurs with probability at most \( \frac{\max(k,m)}{|\mathbb{F}|} \) in this case. Therefore, the successful probability of adversary \( \mathcal{A} \) in the above hybrid protocol is bounded by \( \frac{\max(k,m)}{|\mathbb{F}|} + \epsilon_{\text{cpa}} \), where \( \epsilon_{\text{cpa}} \) is the advantage of a PPT adversary to break the CPA security of the AHE scheme. Overall, the probability that event \( E_2 \) occurs in the BatchCheck procedure for the IT-PACs generated by protocol \( \Pi_{\text{IT-PAC}}^k \), is at most \( \frac{\max(k,m)}{|\mathbb{F}|} + \text{negl}(\lambda) \).

Given the probabilities that the events \( E_1 \) and \( E_2 \) happen, we can easily obtain the probability that event \( E_3 \) occurs following the proof of Lemma 1. In particular, we have that \( \Pr[E_3] \leq \frac{\max(k,m)+2}{|\mathbb{F}|} + \text{negl}(\lambda) \), which completes the proof. \( \square \)

**Theorem 2** (Theorem 1, restated). If the AHE scheme satisfies the CPA security, degree-restriction and circuit privacy along with \( G \) is a pseudorandom generator, protocol \( \Pi_{\text{SIMD}}^\text{ZK} \) shown in Figure 4 UC-realizes functionality \( \mathcal{F}_{\text{IT-PAC}}^B \), (\( B, |C| \))-SIMD circuits in the \( (\mathcal{F}_{\text{VOLE}}, \mathcal{F}_{\text{Com}}) \)-hybrid model and the random oracle model with soundness error at most \( \frac{2B+3}{|\mathbb{F}|} + \text{negl}(\lambda) \).

**Proof.** We first consider the case of a malicious prover (i.e., soundness) and then consider the case of a malicious verifier (i.e., zero knowledge). In each case, we construct a PPT simulator \( \mathcal{S}_{\text{ZK}} \) given access to functionality \( \mathcal{F}_{\text{ZK}}^B \), and running a PPT adversary \( \mathcal{A} \) as a subroutine while emulating \( \mathcal{F}_{\text{VOLE}} \) and \( \mathcal{F}_{\text{Com}} \) for \( \mathcal{A} \). For each case, we show that no PPT environment \( \mathcal{Z} \) can distinguish the real-world execution from the ideal-world execution. We always implicitly assume that \( \mathcal{S}_{\text{ZK}} \) passes all communication between adversary \( \mathcal{A} \) and environment \( \mathcal{Z} \). Let \( \mathcal{S}_{\text{DVZK}} \) be a PPT simulator for the underlying VOLE-based ZK proof DVZK.

**Malicious prover.** Firstly, we construct a PPT simulator \( \mathcal{S}_{\text{PAC}} \) to simulate the adversary’s view in the execution of sub-protocol \( \Pi_{\text{IT-PAC}}^{(2B-2)} \). Specifically, \( \mathcal{S}_{\text{PAC}} \) interacts with \( \mathcal{A} \) as follows:

1. \( \mathcal{S}_{\text{PAC}} \) samples a random seed \( \in \{0,1\}^\lambda \), and then emulates the (Commit) command of \( \mathcal{F}_{\text{Com}} \) by sending a handle \( \tau_1 \) to \( \mathcal{A} \).

2. Following the protocol specification, \( \mathcal{S}_{\text{PAC}} \) samples \( \Lambda \leftarrow \mathbb{F} \), and simulates the encryption of polynomial key \( \Lambda \) honestly where a secret key \( \sk \) is derived from seed. Then, \( \mathcal{S}_{\text{PAC}} \) sends the ciphertexts \( \langle \Lambda \rangle, \ldots, \langle \Lambda^{(2B-2)} \rangle \) to \( \mathcal{A} \).

3. \( \mathcal{S}_{\text{PAC}} \) emulates \( \mathcal{F}_{\text{VOLE}} \) by sampling uniform \( \Delta \in \mathbb{F} \) and recording the vectors \( u, w \in \mathbb{F}^\ell \) sent by \( \mathcal{A} \) to \( \mathcal{F}_{\text{VOLE}} \), where \( \ell = 2n + m + 2 \) when applying sub-protocol \( \Pi_{\text{IT-PAC}}^{(2B-2)} \) into protocol \( \Pi_{\text{SIMD}}^\text{ZK} \). Then, \( \mathcal{S}_{\text{PAC}} \) computes \( v := w - u \cdot \Delta \).
4. By emulating the (Commit) command of $F_{\text{Com}}$, $S_{PAC}$ receives the ciphertexts $\langle b_1, \ldots, b_\ell \rangle$ from $A$, and sends a handle $\tau_2$ to $A$. For each $j \in [1, \ell]$, $S_{PAC}$ computes $b_j$ by decrypting the ciphertext $\langle b_j \rangle$ with secret key $sk$, and then computes $K_j := v_j - b_j \cdot \Delta$ following the protocol description.

5. $S_{PAC}$ emulates the (Open) command of $F_{\text{Com}}$ by sending (seed, $\tau_1$) to $A$, and also sends $\Lambda$ to $A$. In addition, $S_{PAC}$ emulates the (Open) command of $F_{\text{Com}}$ by receiving $\tau_2$ from adversary $A$.

By invoking $S_{PAC}$ and $S_{DVZK}$, the simulator $S_{ZK}$ simulates the view of adversary $A$ for the protocol execution of $\Pi^{\text{SIMD}}_{\text{ZK}}$ as follows:

1. $S_{ZK}$ emulates $F_{\text{VOLE}}$ by invoking $S_{PAC}$ to generate a uniform global key $\Delta \in \mathbb{F}$.
2. $S_{ZK}$ invokes $S_{PAC}$ to generate a uniform polynomial key $\Lambda \in \mathbb{F}$.
3. $S_{ZK}$ emulates functionality $F_{\text{VOLE}}$ by recording the values and MACs on $\{[a_{i,j}]\}_{i \in [1, B], j \in [1, m]}$ received from $A$, and then computes the corresponding local keys in the natural way.
4. After receiving $b_{i,j} \in \mathbb{F}$ for $i \in [1, B], j \in [1, m]$ from $A$, $S_{ZK}$ computes $w_{i,j} := a_{i,j} + b_{i,j} \in \mathbb{F}$ for each $i \in [1, B], j \in [1, m]$, and then defines $w_i = (w_{i,1}, \ldots, w_{i,m}) \in \mathbb{F}^m$ as a witness for each $i \in [1, m]$.

5. Simulator $S_{ZK}$ invokes $S_{PAC}$ to simulate the execution of sub-protocol $\Pi^{(2B-2)}_{\text{IT-PAC}}$ for generating the IT-PACs $\{(u_{j}(\cdot))\}_{j \in [1, m]}, \{(h_{j}(\cdot), \tilde{h}_{j}(\cdot))\}_{j \in [1, n]}$ and $([r(\cdot)], [s(\cdot)])$. Following the topological order, $S_{ZK}$ computes the local key on the output wire of every addition gate. Now, $S_{ZK}$ holds the local keys of the IT-PAC on every wire and the local keys of the IT-MAC on every circuit-input wire.

6. Following the protocol specification, the simulator $S_{ZK}$ executes the linear-combination phase of the BatchCheck$^{(B-1), (2B-2), B}$ procedure with $A$. Then, $S_{ZK}$ invokes $S_{PAC}$ to open the key $\Lambda$ to $A$. Next, $S_{ZK}$ uses the $\Delta$ and local keys to execute the check phase of $\text{BatchCheck}^{(B-1), (2B-2), B}$ with $A$.

7. $S_{ZK}$ invokes $S_{DVZK}$ to perform the verification of the VOLE-based ZK proof $DVZK$ using the global key $\Delta$ and local keys.

8. Following the protocol description, $S_{ZK}$ executes the CheckZero procedure with $A$ for the consistency check of input gates and output gates.

9. If $S_{ZK}$ who acts as an honest verifier will abort in some check step, $S_{ZK}$ sends $w_i = \perp$ for $i \in [1, B]$ along with a circuit $C$ to $F_{ZK}^B$ and then aborts. Otherwise, $S_{ZK}$ sends the extracted witnesses $(w_1, \ldots, w_B)$ and $C$ to $F_{ZK}^B$.

It is easy to see that the simulation of $S_{ZK}$ is perfect, where recall that the DVZK simulation of $S_{DVZK}$ invoked by $S_{ZK}$ is perfect. Whenever the honest verifier outputs false in the real-world execution, the verifier also outputs false in the ideal-world execution, as $S_{ZK}$ sends $\perp$ to $F_{ZK}^B$ in this case. Therefore, it only remains to bound the probability that the verifier in the real-world execution outputs true, but there exists some $i \in [1, B]$ such that $C(w_i) \neq 0$ where $w_i$ is extracted by $S_{ZK}$. Below, we show if $C(w_i) \neq 0$ for some $i \in [1, B]$, then the probability that the verifier outputs true in the real protocol execution is at most $\frac{2B+3}{|F|^3} + \text{negl}(\lambda)$.

By induction, we prove that all addition and multiplication gates in all $B$ executions of circuit $C$ are evaluated correctly. It is trivial that all addition gates in the $(B, |C|)$-SIMD circuit are computed correctly from the additively homomorphic property of IT-PACs. Thus, we focus on analyzing the correctness of computing multiplication gates. From the soundness of the DVZK proof, we obtain that $\tilde{h}_j(\Lambda) = f_j(\Lambda) \cdot g_j(\Lambda)$ for all $j \in [1, n]$, except with probability at most $\epsilon_{dvz} = \frac{3}{|F|^3} + \text{negl}(\lambda)$. Thus, we can replace the IT-PAC $[\tilde{h}_j(\cdot)]$ with $[f_j(\cdot) \cdot g_j(\cdot)]$ for each $j \in [1, n]$. From Lemma 4 for the soundness of
BatchCheck\((B-1),(2B-2),B\), we have that \(h_j(\alpha_i) = f_j(\alpha_i) \cdot g_j(\alpha_i)\) for all \(i \in [1, B]\), \(j \in [1, n]\) hold for the IT-PACs \(\{(h_j(\cdot), [f_j(\cdot) \cdot g_j(\cdot)])\}_{j \in [1, m]}\), except with probability at most \(\frac{2B}{|F|} + \mathrm{negl}(\lambda)\). Together, for each \(j \in [1, n]\), we have that the \(j\)-th multiplication gate in all \(B\) executions of circuit \(C\) is evaluated correctly, except with probability at most \(\frac{2B+3}{|F|} + \mathrm{negl}(\lambda)\).

In the following, we prove that the IT-PACs on the input gates and output gates in the \((B, |C|)\)-SIMD circuit are computed in the way consistent to the witnesses and 0 respectively. Specifically, for each \(j \in [1, m]\), we define a polynomial \(u_j^*(\cdot)\) such that \(u_j^*(\alpha_i) = w_{i,j}\) for all \(i \in [1, B]\), where \(w_{i,j} = a_{i,j} + b_{i,j}\) for \(i \in [1, B]\), \(j \in [1, m]\). From the definition of \([\hat{z}_j] = \sum_{i \in [1, B]} \delta_i(\Lambda) \cdot [w_{i,j}]\), we have that \([z_j] = [u_j^*(\Lambda)]\). The probability that there exists some \(j \in [1, m]\) such that \(u_j(\Lambda) \neq u_j^*(\Lambda)\) but the verifier accepts in the CheckZero([\(u_j(\Lambda)\] − \([u_j^*(\Lambda)]\)) procedure is at most \(\frac{1}{|F|} + \mathrm{negl}(\lambda)\), where \([u_j(\cdot)]\) is generated by running sub-protocol \(\Pi^{(2B-2)}_{\text{IT-PAC}}\). Let \(E_4\) be the event that there exists some \(j \in [1, m]\) such that \(u_j(\Lambda) = u_j^*(\Lambda)\) but \(u_j(\cdot) \neq u_j^*(\cdot)\). According to the proof of Lemma 4, we know that \(\Pr[E_4] \leq \frac{2B}{|F|} + \mathrm{negl}(\lambda)\). Therefore, the witnesses are consistent to the IT-PACs on the input gates, except with probability at most \(\frac{2B-1}{|F|} + \mathrm{negl}(\lambda)\). Since the verifier accepts in the CheckZero([\(v(\Lambda)\] − \([v(\cdot)]\)) procedure, we have that \(v(\Lambda) = 0\) except with probability at most \(\frac{1}{|F|} + \mathrm{negl}(\lambda)\), where \([v(\cdot)]\) be the IT-PAC committing to the values on the output gates. Let \(E_5\) be the event that \(v(\Lambda) = 0\) but \(v(\cdot) \neq 0\). Again, according to the proof of Lemma 4, we obtain that \(\Pr[E_5] \leq \frac{2B-2}{|F|} + \mathrm{negl}(\lambda)\).

Overall, we conclude that if \(\mathcal{C}(\cdot) \neq 0\) for some \(i \in [1, B]\), then the probability that the verifier outputs true in the real-world execution is bounded by \(\frac{2B+3}{|F|} + \mathrm{negl}(\lambda)\), where the repeated computation of probabilities is merged.

**Malicious verifier.** As such, we first construct a PPT simulator \(S_{\text{PAC}}\) to simulate the adversary’s view in the execution of sub-protocol \(\Pi^{(2B-2)}_{\text{IT-PAC}}\). In particular, \(S_{\text{PAC}}\) interacts with \(A\) as follows:

1. \(S_{\text{PAC}}\) emulates \(\mathcal{F}_{\text{VOLE}}\) by recording \(\Delta \in \mathbb{F}\) and a vector \(v \in \mathbb{F}^\ell\) that are sent by \(A\) to \(\mathcal{F}_{\text{VOLE}}\).

2. \(S_{\text{PAC}}\) emulates the (Commit) command of \(\mathcal{F}_{\text{Com}}\) by receiving a seed from \(A\) and sending a handle \(\tau_1\) to \(A\). Then \(S_{\text{PAC}}\) computes the secret key \(sk\) and randomness \(r_0, r_1, \ldots, r_{(2B-2)}\) with seed following the protocol specification.

3. On behalf of an honest verifier, \(S_{\text{PAC}}\) receives the AHE ciphertexts \(c_1, \ldots, c_{(2B-2)}\) from \(A\).

4. For \(j \in [1, \ell]\), \(S_{\text{PAC}}\) samples \(b_j \leftarrow \mathbb{F}\) and encrypts \(b_j\) as \(\langle b_j \rangle\) using secret key \(sk\). Then, \(S_{\text{PAC}}\) emulates the (Commit) command of \(\mathcal{F}_{\text{Com}}\) by sending a handle \(\tau_2\) to \(A\).

5. \(S_{\text{PAC}}\) emulates the (Open) command of functionality \(\mathcal{F}_{\text{Com}}\) by receiving a handle \(\tau_1\) from \(A\). After receiving \(\Lambda \in \mathbb{F}\) from \(A\), \(S_{\text{PAC}}\) verifies the correctness of the ciphertexts sent by \(A\) by checking \(c_i = \text{Enc}(sk, \Lambda_i; r_i)\) for \(i \in [1, 2B-2]\). If the check fails, \(S_{\text{PAC}}\) aborts. Otherwise, \(S_{\text{PAC}}\) computes \(K_j := v_j - b_j \cdot \Delta\) for each \(j \in [1, \ell]\).

6. \(S_{\text{PAC}}\) emulates the (Open) command of \(\mathcal{F}_{\text{Com}}\) by sending the ciphertexts \(\langle b_1 \rangle, \ldots, \langle b_\ell \rangle\) as well as \(\tau_2\) to adversary \(A\).

For the CheckZero procedure, the verifier checks that the hash value sent by the prover is identical to that computed from the local keys. Therefore, the simulator can use the local keys held by the verifier to simulate CheckZero by computing the hash value from the local keys. If \(S_{\text{ZK}}\) receives false from functionality \(\mathcal{F}_{\text{ZK}}^B\), then it simply aborts. Otherwise, by invoking \(S_{\text{PAC}}\) and \(S_{\text{DVZK}}\), \(S_{\text{ZK}}\) interacts with \(A\) as follows:

1. \(S_{\text{ZK}}\) emulates \(\mathcal{F}_{\text{VOLE}}\) by invoking \(S_{\text{PAC}}\) to receive a global key \(\Delta \in \mathbb{F}\) from \(A\), and stores \(\Delta\).
2. $S_{ZK}$ invokes $S_{PAC}$ to simulate the execution about creating a polynomial key $\Lambda$.

3. $S_{ZK}$ emulates $F_{VOLE}$ by recording the local keys on IT-MACs $[a_{i,j}]$ for $i \in [1, B], j \in [1, m]$ that are sent by $A$ to $F_{VOLE}$.

4. For each $i \in [1, B], j \in [1, m], S_{ZK}$ samples $b_{i,j} \leftarrow \mathbb{F}$ and sends it to $A$, and then computes the local key on the IT-MAC $[w_{i,j}]$.

5. $S_{ZK}$ invokes $S_{PAC}$ to simulate the execution of $\Pi_{IT-PAC}^{(2B-2)}$ for generating the IT-PACs $\{[u_{j}()]\}_{j \in [1,m]}$, $\{(h_{j}(), [h_{j}()])\}_{j \in [1,n]}$ and $\{(r(), [s()])\}$. $S_{ZK}$ also computes the local key on the output wire of every addition gate. Now, $S_{ZK}$ holds the local keys on all IT-PACs and IT-MACs.

6. For the linear-combination phase of $BatchCheck_{(B-1),(2B-2),B}$, $S_{ZK}$ receives a seed from $A$, and then samples two random polynomials $f(\cdot)$ and $g(\cdot)$ in $\mathbb{F}[X]$ such that $f(\alpha_i) = g(\alpha_i)$ for all $i \in [1, B]$, where the degrees of $f(\cdot)$ and $g(\cdot)$ are $B - 1$ and $2B - 2$ respectively. Then, $S_{ZK}$ sends $f(\cdot)$ and $g(\cdot)$ to $A$.

7. $S_{ZK}$ invokes $S_{PAC}$ to simulate the execution of receiving the key $\Lambda$ from $A$. For the check phase of $BatchCheck_{(B-1),(2B-2),B}$, $S_{ZK}$ computes the local keys on IT-MACs $[f(\Lambda)] - [\Lambda]$ and $[g(\Lambda)] - [\Lambda]$, and then uses them to execute the CheckZero procedure with $A$, where note that $f(\Lambda)$ and $g(\Lambda)$ can be computed by $S_{ZK}$.

8. Using $\Delta$ and the local keys, simulator $S_{ZK}$ invokes $S_{DVZK}$ to simulate the protocol execution of DVZK without knowing the underlying witness.

9. Following the protocol specification, $S_{ZK}$ computes the local keys on IT-MACs $[u_{j}(\Lambda)] - [z_{j}]$ for all $j \in [1, m]$, and then uses them to execute the CheckZero procedure with $A$.

10. $S_{ZK}$ uses the local key on $[v(\cdot)]$ to run the CheckZero($[v(\Lambda)]$) procedure with $A$, where the local key in IT-MAC $[v(\Lambda)]$ is equal to that in IT-MAC $[v(\cdot)]$.

Clearly, the simulation of functionalities $F_{VOLE}$ and $F_{Com}$ is perfect. In the real execution of sub-protocol $\Pi_{IT-PAC}^{(2B-2)}$, the ciphertexts $\langle \Lambda \rangle, \ldots, \langle \Lambda^{(2B-2)} \rangle$ sent by $A$ are guaranteed to be computed correctly by the opening and checking step. In the $F_{VOLE}$-hybrid model, for each $j \in [1, \ell]$, $u_{j}$ is uniform in $\mathbb{F}$, and thus $b_{j} = f(\Lambda) - u_{j}$ is also uniform in $\mathbb{F}$. For the $j$-th ciphertext $\langle b_{j} \rangle$ with $j \in [1, \ell]$ in the execution of sub-protocol $\Pi_{IT-PAC}^{(2B-2)}$, while $\langle b_{j} \rangle$ is computed as $\langle b_{j} \rangle = \sum_{i=1}^{\ell} f_{j,i} \cdot \langle \Lambda^{i} \rangle + f_{j,0} - u_{j}$ in the real-world execution, $\langle b_{j} \rangle$ is computed as $Enc(sk, b_{j})$ for a random $b_{j} \in \mathbb{F}$ in the ideal-world execution. For each $j \in [1, \ell]$, the message $b_{j}$ has the identical distribution in both worlds, and the only difference between the real-world execution and ideal-world execution is the computation method of ciphertext $\langle b_{j} \rangle$. The difference is easy to be bounded by a reduction to the circuit privacy of the underlying AHE scheme, and thus is negligible in $\lambda$.

For the input processing, for each $i \in [1, B], j \in [1, m]$, while $b_{i,j} = w_{i,j} - a_{i,j} \in \mathbb{F}$ in the real-world execution, $b_{i,j} \in \mathbb{F}$ is sampled uniformly at random in the ideal-world execution. Due to the uniformity of $a_{i,j}$ for $i \in [1, B], j \in [1, m]$, the distribution of $\{b_{i,j}\}_{i \in [1,B], j \in [1,m]}$ is identical in both worlds. In the real protocol execution, the random linear combination of polynomials $h_{j}(\cdot), \tilde{h}_{j}(\cdot)$ for $j \in [1, n]$ is masked by two random polynomials $r(\cdot), s(\cdot)$ with $r(\alpha_{i}) = s(\alpha_{i})$ for $i \in [1, B]$. Therefore, the resulting polynomials $\tilde{f}(\cdot) = \sum_{j=1}^{n} \chi_{j} \cdot h_{j}(\cdot) + r(\cdot)$ and $\tilde{g}(\cdot) = \sum_{j=1}^{n} \chi_{j} \cdot \tilde{h}_{j}(\cdot) + s(\cdot)$ are uniform in $\mathbb{F}[X]$ such that $\tilde{f}(\alpha_{i}) = \tilde{g}(\alpha_{i})$ for all $i \in [1, B]$. Therefore, the polynomials $\tilde{f}(\cdot)$ and $\tilde{g}(\cdot)$ simulated by $S_{ZK}$ have the identical distribution as that in the real protocol execution. Since $S_{ZK}$ computes the local keys in the same way as that done by verifier $\forall$, the simulation of CheckZero has the identical distribution as the CheckZero execution in the real world. From the zero-knowledge property of DVZK, we have that the simulation of protocol DVZK is indistinguishable from the real protocol execution.
**Procedure PrepCircuit**

**Inputs:** A prover $P$ and a verifier $V$ hold a generic circuit $C$. Let $C_M$ (resp., $C_A$) be the number of multiplication (resp., addition) gates in the circuit. Let $B$ be the number of wire values committed in a single IT-PAC.

**Circuit compilation:** $P$ and $V$ transform a generic circuit $C$ into another equivalent circuit $C'$ as follows:

1. Insert $\lceil \frac{C_M}{B} \rceil \cdot B - C_M$ multiplication gates and $\lceil \frac{C_A}{B} \rceil \cdot B - C_A$ addition gates into the circuit. Specifically, each of these inserted gates takes two new input wires as the inputs of the gate, and creates one new output wire as its output. The values on these new wires are set as 0. The new input wires create two new input gates, and the new output wire also creates a new output gate.

2. If the number $C_O$ of all output gates (including these new inserted output gates from the previous step) is less than $B$, insert $B - C_O$ new input wires that set 0 as the wire values, and then define these input wires as output wires directly. As such, the new input and output wires create new input and output gates.

3. Let $C_I$ be the number of all input gates (including these new inserted input gates). Insert $\lceil \frac{C_I}{B} \rceil \cdot B - C_I$ new input wires which set 0 as the wire values, and also define these input wires as output wires directly. The new wires create new input and output gates.

**Commit to wire values:** Now, the number of same-type gates (except for the output gates) in the circuit are multiple of $B$, and there are at least $B$ output gates. Two parties $P$ and $V$ do the following:

- Divide every $B$ input gates into a group, and the input values in a group will be committed by a single IT-PAC.
- Following a predetermined topological order, execute the following:
  1. Collect $B$ unused multiplication gates into a group. For the group of multiplication gates, the values on the first input wires and the second input wires of these gates will be respectively committed by two IT-PACs, and the values on the output wires of these gates will be committed by a single IT-PAC.
  2. Collect $B$ unused addition gates into a group. For the group, commit to the input and output values by IT-PACs as above.
- Divide the single actual output gate along with $B - 1$ “dummy” output gates into a group. The values on the $B$ output gates will be committed by a single IT-PAC.

Figure 8: Procedure for preprocessing a circuit.

Overall, any PPT environment $Z$ cannot distinguish between the real-world execution and ideal-world execution, which completes the proof.

**D Preprocess Circuits**

In Figure 8, we show how to compile a circuit $C$ into an equivalent circuit $C'$ with the same output by adding “dummy” gates and wires, where the values on the new inserted wires are set as 0. Furthermore, we describe how to divide every $B$ same-type gates into a group and commit to the corresponding values using an IT-PAC. In particular, by scanning the circuit, one can dynamically maintain a list, which adds the groups of wires having IT-PACs and removes the groups of output wires that will not be used as the input wires of subsequent gates. We note that the preprocessing of a circuit shown in Figure 8 does not introduce any communication.