FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption

Michiel Van Beirendonck
michiel.vanbeirendonck@esat.kuleuven.be
COSIC, KU Leuven
Leuven, Belgium

Jan-Pieter D’Anvers
janpieter.danvers@esat.kuleuven.be
COSIC, KU Leuven
Leuven, Belgium

Furkan Turan
furkan.turan@esat.kuleuven.be
COSIC, KU Leuven
Leuven, Belgium

Ingrid Verbauwhede
ingrid.verbauwhede@esat.kuleuven.be
COSIC, KU Leuven
Leuven, Belgium

ABSTRACT
Fully Homomorphic Encryption (FHE) is a technique that allows computation on encrypted data. It has the potential to drastically change privacy considerations in the cloud, but high computational and memory overheads are preventing its broad adoption. TFHE is a promising Torus-based FHE scheme that heavily relies on bootstrapping, the noise-removal tool invoked after each encrypted logical/arithmetical operation.

We present FPT, a Fixed-Point FPGA accelerator for TFHE bootstrapping. FPT is the first hardware accelerator to heavily exploit the inherent noise present in FHE calculations. Instead of double or single-precision floating-point arithmetic, it implements TFHE bootstrapping entirely with approximate fixed-point arithmetic. Using an in-depth analysis of noise propagation in bootstrapping FFT computations, FPT is able to use noise-trimmed fixed-point representations that are up to 50% smaller than prior implementations that prefer floating-point or integer FFTs.

FPT is built as a streaming processor inspired by traditional streaming DSPs: it instantiates directly cascaded high-throughput computational stages, with minimal control logic and routing networks. We explore different throughput-balanced compositions of streaming kernels with a user-configurable streaming width in order to construct a full bootstrapping pipeline. Our proposed approach allows 100% utilization of arithmetic units and requires only a small bootstrapping key cache, enabling an entirely compute-bound bootstrapping throughput of 1 BS / 35μs. This is in stark contrast to the established classical CPU approach to FHE bootstrapping acceleration, which is typically constrained by memory and bandwidth.

FPT is fully implemented and evaluated as a bootstrapping FPGA kernel for an Alveo U280 datacenter accelerator card. FPT achieves two to three orders of magnitude higher bootstrapping throughput than existing CPU-based implementations, and 2.5× higher throughput compared to recent ASIC emulation experiments.

Figure 1: In FHE applications, critical computations occur on a cloud server over encrypted data. The server cannot decrypt the data, ensuring its privacy during computation. Decryption is solely possible by the client. Despite being slow, FHE enables previously impossible applications, at least impossible with the same level of security. FPT—our proposed FPGA accelerator for cloud servers—makes FHE practical by boosting computation speed.

KEYWORDS
Fully Homomorphic Encryption; TFHE; Hardware Accelerator; FPGA

1 INTRODUCTION AND MOTIVATION

Machine Learning (ML), driven by the availability of an abundance of data, has seen rapid advances in recent years [52], leading to new applications from autonomous driving [67] to medical diagnosis [39]. In many applications, ML models are developed by one party, who makes them available to users as a cloud service [3]. The deployment of such applications comes at the risk of privacy breaches, where the user data might be leaked, or IP theft, where users steal the ML model from the developing party [50].

The “silver bullet” solution to prevent the leakage of this data is to encrypt it with Fully Homomorphic Encryption (FHE) [28, 54], which is a technique that allows one to compute on encrypted data. Fig. 1 illustrates a possible application of FHE to protect user data in an ML environment. In this scenario, a client wants to use an online-server-based ML service, without leaking any sensitive data. To this end, the client encrypts their data with FHE, before sending it to the cloud. The cloud service then computes an FHE program

CCS CONCEPTS
• Security and privacy → Cryptography; • Hardware → Very large scale integration design; • Computer systems organization → Architectures.
on the encrypted data without obtaining any information about the input and sends the (still encrypted) result back to the client. Only the client can finally decrypt and obtain the result.

The drawback of FHE is that it is at the moment still orders of magnitude slower than unencrypted calculations. The first algorithm to calculate an encrypted AND gate took up to 30 minutes to finish[29]. FHE schemes and algorithms have seen significant improvements in recent years, e.g. the recent TFHE scheme computes encrypted AND gates in only 13ms [10, 11] on a CPU. However, even with these improvements, it is not uncommon to still see slowdown factors of 10,000× compared to calculations on unencrypted data [13, 32, 41], which currently still prevents practical deployment of FHE in many applications.

To work around the speed limitations of FHE, designers have shifted their focus from general-purpose CPUs to more dedicated hardware implementations. Of these dedicated implementations, GPU-based FHE accelerators are easiest to develop, but they typically only provide modest speedups [5, 16, 36, 62]. At the other end of the spectrum, ASIC emulations in advanced technology nodes promise better FHE acceleration [26, 37, 38, 56, 57]. However, it can take years for these ASICs to be fabricated and become available [47], and they are typically specialized for a limited range of parameter sets. Finally, FPGA-based implementations can be developed more quickly than ASIC implementations, are flexible to change parameter sets, and can be readily deployed in FPGA-equipped cloud instances while boosting large speedups. As a result, they have been a popular target for FHE acceleration [1, 19, 43, 51, 55, 61].

One costly operation in FHE calculations is bootstrapping. All currently available FHE schemes have an inherent noise that is increased with each operation. After a certain number of operations, this noise needs to be reduced to allow further calculations, which is done using this so-called bootstrap procedure.

Second-generation FHE schemes BFV [21], BGV [7], and their successor CKKS [9] – sometimes called a fourth-generation FHE scheme – have been the main focus of prior hardware accelerators. These schemes require bootstrapping only after a certain number of operations. For these schemes, bootstrapping is a complex algorithm that requires large data caches [17] and exhibits low arithmetic intensity, and essentially all prior architectures that support bootstrapping have hit the off-chip memory-bandwidth wall [38, 56].

Third-generation schemes like FHEW [20] and its successor Torus FHE (TFHE) [10, 11] have revisited the bootstrapping approach, making it cheaper but inherently linked to homomorphic calculations. In these schemes, most of the homomorphic operations require an immediate bootstrap of the ciphertext. Moreover, bootstrapping in TFHE is a versatile tool, which can additionally be "programmed" with an arbitrary function that is applied to the ciphertext, e.g. non-linear activation functions in ML neural networks [13]. This approach is called Programmable Bootstrapping (PBS) and it constitutes the main cost of TFHE homomorphic calculations. Taking up to 99.9% of an encrypted circuit computation (Section 6.3). PBS is a prime target for high-throughput hardware acceleration of TFHE.

In this work, we propose FPT, an FPGA-based accelerator for TFHE Programmable Bootstrapping. FPT achieves a significant speedup over the previous state-of-the-art, which is attributable to two major contributions:

(1) FPT’s microarchitecture is built as a streaming processor, challenging the established classical CPU approach to FHE bootstrapping accelerators. Inspired by traditional streaming DSPs, FPT instantiates high-throughput computational stages that are directly cascaded, with simplified control logic and routing networks. FPT’s streaming approach allows 100% utilization of arithmetic units during bootstrapping, including tool-generated high-radix and heavily optimized negacyclic FFT units with user-configurable streaming widths. Our streaming architecture is discussed in Section 3.

(2) FPT (Fixed-Point TFHE) is the first hardware accelerator to extensively optimize the representation of intermediate variables. TFHE PBS is dominated by FFT calculations, which work on irrational (complex) numbers and need to be implemented with sufficient accuracy. Instead of using double floating-point arithmetic or large integers as in previous works, FPT implements PBS entirely with compact fixed-point arithmetic. We analyze in-depth the noise due to the compact fixed-point representation that we use inside PBS, and we match it to the noise that is natively present in FHE. Through this analysis, FPT is able to use fixed-point representations that are up to 50% smaller than prior implementations using floating-point or integer FFTs. In turn, these 50% smaller fixed-point representations enable up to 80% smaller FFT kernels. Our fixed-point analysis is discussed in Section 4.

FPT shows, for the first time, that PBS can remain entirely compute-bound with only small bootstrapping key data caches. FPT achieves a massive PBS throughput of 1 PBS / 35μs, which requires only modest off-chip memory bandwidth, and is entirely bound by the logic resources on our target AMD Alveo U280 FPGA. This represents almost three orders of magnitude speedup over the popular TFHE software library CONCRETE [12] on an Intel Xeon Silver 4208 CPU at 2.1 GHz, a factor 7.1× speedup over a concurrently-developed FPGA architecture [66], and a factor 2.5× speedup over recent 16 nm ASIC emulation experiments [34].

2 BACKGROUND

This section gives an intuitive idea of the workings of TFHE, with a focus on the Programmable Bootstrapping step that is accelerated by FPT. We refer the reader to [10, 11, 35] for a more in-depth overview of TFHE.

2.1 Torus Fully Homomorphic Encryption

Torus Fully Homomorphic Encryption (TFHE) is a homomorphic encryption scheme based on the Learning With Errors (LWE) problem. It operates on elements that are defined over the real Torus $\mathbb{T} = \mathbb{R}/\mathbb{Z}$, i.e. the set $\{0, 1\}$ of real numbers modulo 1. In practice, Torus elements are discretized as 32-bit or 64-bit integers.

A TFHE ciphertext can be constructed by combining three elements: a secret vector $s$ with $n$ coefficients following a uniform binary distribution $s \leftarrow \mathcal{U}(\{0, 1\})$, a public vector $a \leftarrow \mathcal{U}(\mathbb{T}^n)$ sampled from a uniform distribution, and a small error $e \leftarrow \chi$ from a small distribution $\chi(\mathbb{T})$. A message $\mu \in \mathbb{T}$ can be encrypted as a
The high-level idea of how to achieve this is to first rewrite the expression becomes:

\[ \text{ACC} \leftarrow (\text{ACC} \cdot X^{a_i} - \text{ACC}) \oplus BK_i + \text{ACC}, \]  

using the homomorphic multiplication operation \( \oplus \). Eq. (4) homomorphically multiplexes on the secret value \( s_i \), and is known as the Controlled MUX (CMUX).

Collectively, the different TGGSW ciphertexts \( BK_1, \ldots, BK_n \), each encrypting one secret coefficient \( s_1, \ldots, s_n \), are known as the bootstrapping key. The result of the operations described above is a TGLWE accumulator \( \text{ACC} \) which is “blindly” rotated with a secret amount of \( b - a \cdot s \) positions, from which the output TLWE ciphertext can be straightforwardly extracted. The computations during PBS are given in Algorithm 1.

**Algorithm 1:** TFHE’s Programmable Bootstrapping

```plaintext
// TLWE Ciphertext
input :c_{in} = (a_1, ..., a_n, b) ∈ \mathbb{T}^{a+1}
// TGGSW Bootstrapping Key
input :BK = (BK_1, ..., BK_n) ∈ \mathbb{T}_{\mathbb{N}}^{n \times (k+1) \times (k+1)}
// TGLWE Test Polynomial LUT
input :F ∈ \mathbb{T}_{\mathbb{N}}[X]^{k \times (k+1)}
// TLWE Ciphertext
output :c_{out} ∈ \mathbb{T}^{a + 1}
// Test Polynomial LUT
1 ACC ← F \cdot X^{-b} // Blind Rotation
2 for i ← 1 to n do // CMUX
3 ACC ← (ACC \cdot X^{a_i}) \oplus BK_i + ACC
4 end
5 return c_{out} = \text{SampleExtract}(\text{ACC})
```

FPT implements two parameter sets of TFHE, given in Table 1. Parameter Set I is a parameter set used by the CONCRETE Boolean library with 128-bit security [12]. Parameter Set II is a 110-bit security parameter set that has previously been employed for benchmarking purposes, allowing a direct comparison of FPT with prior work [11, 69].

### 2.3 FFT polynomial multiplications

As seen in Algorithm 1, the TFHE programmable bootstrapping mainly consists of iterative calculation of the external product \( \odot \), which is a vector-matrix multiplication where the elements are large.
polynomials of order $N$. Underlying polynomial multiplications, therefore, dominate the bootstrapping.

A schoolbook approach to polynomial multiplication would result in a computational complexity $O(N^2)$. However, utilizing the convolution theorem, the FFT can be used to compute these polynomial multiplications in time $O(N \log(N))$, as the multiplication of polynomials modulo $X^N - 1$ corresponds to a cyclic convolution of the input vectors. FHE schemes, however, need polynomial multiplications modulo $X^N + 1$, requiring negacyclic FFTs to compute negative-wrapped convolutions. This negacyclic convolution has a period $2N$, and thus a straightforward implementation would require $2N$ size FFTs. The cost of the negacyclic FFT on real input data can be reduced using two techniques.

The fact that the FFT computes on complex numbers offers the first opportunity for optimization. Since the input polynomials are purely real and have an imaginary component equal to zero, real-to-complex (r2c) optimized FFTs can be used, which achieve roughly a factor of two improvements in speed and memory usage [22]. This is the approach taken by the TFHE and FHEW software libraries, which compute size-$2N$ r2c FFTs.

A second possible optimization is that negacyclic FFTs, which would have a period and size of $2N$, can be computed instead as a regular FFT with period and size $N$ by using a “twisting” preprocessing step [2]. During twisting, the coefficients of the input polynomial $a$ are multiplied with the powers of the $2N$-th root of unity $\psi = \omega_{2N}$,

$$\hat{a} = (a[0], \psi a[1], \ldots, \psi^{N-1} a[N-1]).$$

(5)

After twisting, one can perform multiplication using a regular cyclic FFT on $\hat{a}$, halving the required FFT size to $N$.

While both optimizations are well-known individually, it is less straightforward to combine them. Intuitively, the twisting step is incompatible with the r2c optimization, because it will make the polynomial complex.

We use a third, but not-so-well-known technique from NuFHE [48] based on the tangent FFT [6]. The crux of this method is to “fold” polynomial coefficients $a[i]$ and $a[i+N/2]$ into a complex number $a[i] + ja[i+N/2]$ before applying the twisting step and subsequent cyclic size-$N/2$ FFT. This halves the size of the FFT required from the original naive size-$2N$ FFT. We adopt this technique in FPT and use FFTs of size $N/2 = 256$ and $N/2 = 512$ for Parameters Sets I and II (Table 1), respectively.

### 3 FPT MICROARCHITECTURE

In this section, we discuss FPT’s microarchitecture. First, we describe how FPT’s architecture is designed as a streaming processor targeting maximum throughput. Next, we detail a batch bootstrapping technique, which significantly reduces FPT’s on-chip caches and off-chip bandwidth. Finally, we present balanced implementations of the various computational stages, which enable 100% utilization of the arithmetic units during FPT’s bootstrapping operation.

#### 3.1 Streaming Processor

FHE accelerators for second-generation schemes have mostly been built after a classical CPU architecture [26, 37, 56]. They include a control unit that executes an instruction set, together with a set of arithmetic Processing Elements (PEs) that support different operations, e.g., ciphertext multiplication, key-switching, or bootstrapping. Different operations utilize different PEs, requiring careful profiling of FHE programs to balance PE relative throughputs and utilization [38, 57].

These accelerators are often memory-bound during bootstrapping, and in order to keep a high utilization level of PEs, an increasing focus is spent on optimizing the memory hierarchy, often including a multi-layer on-chip memory hierarchy with a large ciphertext register file at the lowest level.

FPT challenges this established classical CPU approach to FHE bootstrapping acceleration, and instead adopts a microarchitecture that is inspired by streaming Digital Signal Processors (DSPs). Data flows naturally through FPT’s wide and directly cascaded computational stages, with simplified hard-wired routing paths and without complicated control logic. During FPT’s bootstrapping operation, utilization of arithmetic units is 100%.

As illustrated in Fig. 2, FPT defines only a single fixed PE, the CMUX PE, and instantiates only a single instance of this PE with wide datapaths and massive throughput. Taking advantage of the regular structure of TFHE’s PBS, consisting of $n$ repeated CMUX iterations, this single high-throughput PE suffices to run PBS to completion. The CMUX PE computes a single PBS CMUX iteration, after which its datapath output hard-wires back into its datapath input.

Internally, the CMUX PE computes a fixed sequence of monomial multiplication, gadget decomposition, and polynomial multiply-add operations of the external product. Rather than dividing the CMUX into sub-PEs that are sequenced to run from a register file, FPT builds the CMUX with directly cascaded computational stages. Stages are throughput-balanced in the most concisely simple way: each stage operates at the same throughput and processes a number of polynomial coefficients per clock cycle that we call the streaming width. Stages are interconnected in a simple fixed pipeline with static latency, avoiding complicated control logic and simplifying routing paths.

FPT is built to achieve maximum PBS throughput. As a general trend that we will detail later (Fig. 3b), the Throughput/Area (TP/A) of computational stages increases together with the streaming width. This motivates FPT to instantiate only a single wide CMUX PE with high streaming width, as opposed to many CMUX PEs with smaller streaming widths.

In summary, FPT’s CMUX architecture enables massive PBS throughput by more closely resembling the architecture of a streaming Digital Signal Processor (DSP), rather than the classical CPU architecture employed by prior FHE processors.

#### 3.2 Batch Bootstrapping

TFHE bootstrapping requires two major inputs: the input ciphertext coefficients $a_1, \ldots, a_n$ and the bootstrapping keys $BK_1, \ldots, BK_n$. Each iteration of the CMUX PE requires one element of both. The ciphertext coefficients $a_i$ are relatively small in size; therefore, they are easy to accommodate. In contrast, a bootstrapping key coefficient $BK_k \in \mathbb{T}_n[X]^{(k+1)\times(k+1)}$ is a large matrix of up to tens of kBs. Since the full $BK$ is typically too large to fit entirely on-chip,
We show that the situation can be very different for TFHE’s PBS. Were often bottlenecked by the required memory bandwidth [38, 56]. The CMUX reads $B_K$.

Their conclusion was that FHE processors only benefit marginally when the batch size is typically easy to accommodate for FHE applications, because the bandwidth can be supplied by DDR4 instead of HBM. Such a small throughput penalty. With a batch size of $b$, we can arbitrarily increase the batch size $b$ by introducing more pipeline registers within the CMUX, without throughput penalty. When a batch size of $b = 16$, already the required bandwidth can be supplied by DDR4 instead of HBM. Such a small batch size is typically easy to accommodate for FHE applications.

the $B_K$ must be loaded from off-chip memory for every iteration. However, at high CMUX throughput levels, the required bandwidth for $B_K$ could easily exceed 1.0 TB/s. This is larger even than the bandwidth of HBM, and thus poses a memory bottleneck.

We propose a method, termed batch bootstrapping, to amortize loading the bootstrapping key for each iteration. The result is that FPT can operate entirely compute-bound, with modest off-chip bandwidth and small on-chip caches. In contrast, prior FHE processors that supported bootstrapping of second-generation schemes were often bottlenecked by the required memory bandwidth [38, 56].

In fact, a recent architectural analysis of bootstrapping [17] found that it exhibits low arithmetic intensity and requires large caches. Their conclusion was that FHE processors only benefit marginally from bespoke high-throughput arithmetic units. With our design, we show that the situation can be very different for TFHE’s PBS.

In FPT, we solve the memory bottleneck problem as follows: First, due to internal pipelining, the latency of the CMUX will be much larger than its throughput. To operate at peak throughput, FPT processes multiple ciphertexts to keep its CMUX pipeline stages full. Next, we enforce that the different ciphertexts processed concurrently in the CMUX’s pipeline stages arrive in a single batch of size $b$, encrypted under the same $B_K$. This ensures that these ciphertexts are at the same CMUX iteration, and as a result, all ciphertexts are in the CMUX's pipeline stages arrive in a single batch of size $b$, which is already in the FFT domain.

3.3 Balancing the External Product

The external product ($\oplus$), computing a vector-matrix negacyclic polynomial product, represents the bulk of the CMUX logic. As discussed before, the polynomial multiplications are performed using an FFT, and thus the ($\oplus$) operations include forward and inverse negacyclic FFT computations, and pointwise dot-products with $B_K$ (the bootstrapping key $B_K$ is already in the FFT domain).

In a streaming architecture, it is important to balance throughputs of processing elements, which is not trivial as the external product includes $(k + 1)/l$ forward FFTs, but only $(k + 1)$ inverse FFT operations. We explore two different throughput-balanced architectures for the external product as shown in light-grey in Fig. 2: a dotproduct-unrolled architecture (left) and an FFT-unrolled architecture (right).

The dotproduct-unrolled architecture (left) represents the more conventional choice for parallelism, where we instantiate $l$ times more FFT kernels compared to IFFT kernels. With the FFT-unrolled architecture on the right, we make a more unconventional choice: we balance throughputs by instantiating the FFT with $l$ times the streaming width of the IFFT. These two architectural trade-offs can be understood as exploiting different types of “loop unrolling” inside the external product. On the left, we first loop-unroll the dot-product before unrolling the FFT, while on the right, we loop-unroll the FFT maximally.

The drawback of the FFT-unrolled architecture is that it is more complex than the dotproduct-unrolled one. First, multiply-add operations must be replaced by MACs, since polynomial coefficients...
that must be added are now spaced temporally over different clock cycles. Second, the inverse FFT can only start processing once a full MAC has been completed, requiring a Parallel-In Serial-Out (PISO) block that double-buffers the MAC output and matches throughputs. Third and most importantly, FFT blocks can be challenging to unroll and implement for arbitrary throughputs, and supporting two FFT blocks with differing throughputs requires non-negligible extra engineering effort.

The main advantage of the relatively unconventional FFT-unrolled architecture is that it features fewer FFT kernels, which feature higher streaming widths. As we will detail in the next section, this favors the general (and often-neglected) trend of pipelined FFTs, which typically feature significantly higher TP/A as the streaming width increases. At the most extreme end, a fully parallel FFT is a circuit with only constant multiplications and fixed routing paths, featuring up to 300% more throughput per DSP or per LUT on our target FPGA (Fig. 3b). FPT alleviates the extra engineering effort and extra complexity of the FFT-unrolled architecture, by extending and optimizing an existing FFT generator tool to support negacyclic FFTs.

### 3.4 Streaming Negacyclic FFTs

State-of-the-art FHE processors have implemented mostly iterative FFTs or NTTs that process polynomials in multiple passes [1, 26, 43, 53]. In these architectures, it can be difficult to support arbitrary throughputs, as memory conflicts arise when each pass requires data at different strides. Instead, FPT instantiates continuous-flow pipelined FFTs that naturally support a streaming architecture. Pipelined FFT architectures consist of \( \log(N) \) stages that are connected in series. The main advantage of these architectures is that they process a continuous flow of data, which lends itself well to a fully streaming external product design.

There are many pipelined FFT architectures that target high-throughput and support arbitrary streaming widths, and we refer to [23] for a recent survey. Generally, pipelined FFTs cascade two types of units: first, the well-known butterflies with complex twiddle factor multipliers, and, second, shuffling circuits that compute stride permutations. Pipelined FFTs feature a large design space, with different possible overall architectures, area/precision trade-offs in computing twiddle factor “rotations”, varying radix structures that determine which twiddle factors appear at which stages, and more. As such, they are an excellent target for tool-generated circuits, and we follow this approach for FPT.

Several FFT generator tools have been proposed in the literature. Some IP cores do not offer the massive parallelism and arbitrary streaming widths that we target for FPT [31, 65]. At the other end of the spectrum, a recent generator [25] built on top of FloPoCo [18] can only generate fully-parallel FFTs, instead of supporting arbitrary streaming widths. We synthesized at different streaming widths the High-Level Synthesis (HLS) Super Sample Rate (SSR) FFTs included in the Vitis DSP libraries of AMD [64], but found that they are outperformed by the RTL Verilog FFTs generated by the Spiral FFT IP Core generator [46]. Unfortunately, Spiral is not open-source and offers only a web interface towards its generated RTL [45].

Eventually, we settled on SGen [58–60] as the FFT generator tool that provided the necessary configurability, extensibility, and performance we targeted for FPT. SGen is an open-source generator implemented in Scala and employs concepts introduced in Spiral. It generates arbitrary-streaming-width FFTs through four Intermediate Representations (IRs) with different levels of optimization: an algorithm-level representation SPL, a streaming-block-level representation Streaming-SPL, an acyclic streaming IR, and an RTL-level IR. Apart from the streaming width, SGen features a configurable FFT point size, radix, and hardware arithmetic representations such as fixed-point, IEEE754 floating-point, or FloPoCo floating-point.

Most importantly, SGen is fully open-source and extensible, which we make heavy use of to generate streaming FFTs for FPT. First, we have extended SGen with operators for the forward and inverse twisting step, necessary to support negacyclic FFTs (Section 2.3). Next, we have implemented a set of optimizations aimed at higher precision and better TP/A. In this category, first, we have extended SGen with radix-\(2^k\) structures [24, 33], finding that radix-\(2^k\) FFTs are on average 10% smaller than SGen-generated radix-4 or radix-16 FFTs. Second, we replace schoolbook complex multiplication in SGen, requiring 4 real multiplies and 2 real additions, with a variant of Karatsuba multiplications that is sometimes attributed to Gauss:

\[
X + jY = (A + jB) \cdot (C + jD) \\
Z = C \cdot (A - B) \\
X = (C - D) \cdot B + Z \\
Y = (C + D) \cdot A - Z 
\]  

By pre-computing \(C - D\) and \(C + D\) for the constant twiddle factors, this multiplication requires only 3 real multiplies and 3 adds, saving scarce FPGA DSP units.

Third, we decouple the twiddle bit-width from the input bit-width. On one hand, this allows us to take advantage of the asymmetric 27\times18 multipliers found in FPGA DSP blocks, while at the same time, it has been found that twiddles can be quantized with approximately four fewer bits without affecting output noise [8, 15]. Finally, as data grows throughout the FFT stages, it must initially be padded with zeros to prevent overflows. We have extended SGen with a scaling schedule, that instead divides the data by two whenever the most-significant bit must grow. Since the least-significant bits have mostly accumulated noise [63], scaling increases the precision for fixed input bit-width. Adding a scaling schedule allows us, on average, to use FFTs with 2-bit smaller fixed-point intermediate variables while meeting the same precision targets, which proves crucial to efficiently map multipliers to DSP units as will be detailed later in Section 4, Fig. 4.

Figure 3a illustrates the resource usage of negacyclic size-256 FFTs produced by our optimized variant of SGen at different streaming widths. To quantize our improvements over SGen, we also add cyclic FFTs both with and without our introduced changes to the tool. Our changes result in significantly fewer logic resources: over 60% fewer DSP blocks are utilized while keeping LUTs comparable. As DSP blocks are the main limiting resource for FPT (Table 3), our optimizations are a key enabler to building FFT with high streaming widths.
3.5 Other operations

Compared to the external product and its streaming FFTs, the remainder of the CMUX (Fig. 2, dark grey) represents mostly simple circuitry: additions, subtractions, gadget decomposition, and monomial multiplication. Whereas the first three can be streamed straightforwardly, monomial multiplication requires special treatment.

Monomial multiplication multiplies the accumulator $ACC$ with the ciphertext-dependent monomial $X^{\lfloor \frac{2N\alpha_i}{q} \rfloor}$. Its effect is to rotate the polynomials of $ACC$ by $\lfloor \frac{2N\alpha_i}{q} \rfloor$, and additionally negate those coefficients that wrap around. First, we truncate $\frac{2N\alpha_i}{q}$ already in software to limit host-FPGA bandwidth. Next, an efficient architecture for monomial multiplication is a coefficient-wise barrel shifter in $\log(N)$ stages.

We define two approaches to stream this operation: coefficient-wise and bitwise streaming. In coefficient-wise streaming, different polynomial coefficients are spaced temporally over different clock cycles. In bitwise streaming, all coefficients arrive in parallel within the same clock cycle; instead, we divide different bit chunks of each coefficient over different clock cycles. One can then make a simple observation: a rotation is a difficult permutation to stream coefficient-wise, as it must interchange coefficients that are spaced over different clock cycles. However, bitwise streaming is trivial, as it boils down to simply rotating all the individual bit-chunks. Therefore, we add stream-reordering blocks that switch a polynomial from coefficient-wise streaming to bitwise streaming and vice versa. At the same time, we merge the stream-reordering with the folding operation of the negacyclic FFT, which packs coefficients $a[i]$ and $a[i+N/2]$. The reordering block can be implemented at full throughput either in an R/W memory block or with a simple series of registers and MUXes.

Signed gadget decomposition involves taking unsigned 32-bit coefficients, and decomposing them into $l$ signed coefficients of $\beta$ bits. In hardware, this involves a simple reinterpretation of the bits and conditional subtraction. We merge this logic at the output of monomial multiplication to take advantage of LUT packing. In the bit-wise streamed representation, these operations must track the propagating carries in flip-flops.

Gadget decomposition is approximate, e.g., for Parameter Set I, $l \cdot \beta = 16$-bit < 32-bit. Contrarily to software implementations, FPT employs a CMUX datapath that is natively adjusted to approximate gadget decomposition. We discard bits prematurely that would later be rounded, allowing us to stick to a native 16-bit datapath, rather than growing back to 32-bit outside of the external product.

4 COMPACT FIXED-POINT REPRESENTATION

FFT calculations involve irrational (complex) numbers, and approximation errors arise when those numbers are represented with finite precision during computation. However, if enough precision is used, implementations of TFHE tolerate these approximation errors. More specifically, one typically aims for the total approximation error to be lower than the noise inherently present in the FHE calculations. By selecting such parameters one can ensure that the error probability of the FHE calculations under full precision is...
arbitrarily close to the error probability of our calculations under finite precision, while obtaining a significant boost in performance.

It is important to note that using finite precision computations has no impact on the security of the cryptographic scheme. This can be easily seen by the fact that the server does not know the secret key and thus only performs public operations.

Floating-point number calculations are well supported on a CPU with single or double precision. Hence, they become the typical representation of choice for software designers. In the case of TFHE, the CPU and GPU implementations are restricted to double-precision floating-point FFTs, because single-precision FFTs were found to introduce too much noise to guarantee successful decryption of bootstrapped ciphertexts [11].

In dedicated hardware implementations, FPUs are not natively available and are costly to include. To simplify the implementation and the analysis of the approximation error, some prior implementations opted to change the scheme to work with a prime modulus instead of a power-of-two modulus [48, 66], allowing the use of exact NTTs instead of approximate FFTs for polynomial multiplication. The downside of this approach is that one needs to include costly modular reduction units.

FPT is the first TFHE accelerator to instead utilize fixed-point calculations, which avoids the costly implementation of FPUs or modular reduction units. Moreover, instead of initializing very large fixed-point calculations to guarantee sufficient accuracy, we conduct an in-depth analysis that optimizes the fixed-point bit width to be just large enough so that the approximation noise is smaller than the inherent TFHE noise. FPT’s optimized approach in which there is no need for a costly FPU or modular reduction unit allows a more lean and efficient design, coming at the cost of a one-time engineering effort to find the optimal parameters.

The potential effect of our fixed-point analysis on the area usage of our implementation is illustrated in Figure 4. In this figure, we plotted the LUT and DSP usage of a size-256 FFT, as a function of the bit width of the intermediate variables. The plot gives relative numbers compared to the resource use at bit width 53 (loosely corresponding to the significance precision of IEEE 754 double-precision floating-point). As illustrated, reducing the bit width of the intermediate variables can result in a large reduction of the resource utilization, with only 20% of the LUT and DSP usage for bit widths below 24.

Reduction of the bit width of intermediate variables relies on two parts, the location of the most significant bit, and the location of the least significant bit. We will first look at our strategy to set the MSB position of intermediate variables, and then focus on the LSB.

### 4.1 Setting the MSBs

The location of the most significant bit is important to avoid overflows. If an overflow occurs, the intermediate variable will be completely distorted and thus the result of the calculation will be unusable. Two strategies can be adopted to deal with overflows: a worst-case scenario where one can choose parameters to avoid any overflow or an average-case scenario where one allows a certain overflow with sufficiently low probability.

Avoiding any overflow comes at a significant enlargement of the parameters and thus at a significant cost, which is why we adopt the strategy to avoid overflows with a maximal overflow probability of $P_{of} = 2^{-64}$. To determine the ideal MSB position we measure the variance and then, following the central limit theorem, we assume a Gaussian distribution to calculate the overflow probability. For a given MSB position $p_{MSB}$ and standard deviation $\sigma$, the probability of overflow is:

$$P_{of} = P[|X| > 2^{p_{MSB}}/2] = \frac{1}{\sqrt{2\pi} \sigma} \int_{2^{p_{MSB}}}^{\infty} \exp(-x^2/2\sigma^2) \, dx$$

Using this equation we determine the lowest $p_{MSB}$ that fulfills the maximal overflow probability of $P_{of} = 2^{-64}$ for each intermediate variable.

### 4.2 Setting the LSBs

The position of the least significant bits has an influence on the approximation noise that is introduced during the calculations. This approximation noise can be tolerated up to a certain level. More specifically, the approximation noise should be small enough so that the combination of the approximation noise and the inherent TFHE noise still leads to a correct bootstrap with high probability. We divide the total acceptable noise, for which we use theoretical noise bounds of [11], into two equal parts for the approximation noise and the inherent noise, thus allowing our approximation noise to be at most half the total acceptable noise.

In our design, we focus on three main parameters: the intermediate variable widths during the forward and inverse FFT calculations, and the bit width of the coefficients of the bootstrapping key $BK$. We assume the noise introduced due to each parameter is independent (as each parameter comes from a separate block in our design), which means that the variance of the total noise is equal to the sum of the variances of each noise source ($\sigma_{tot}^2 = \sigma_{FFT}^2 + \sigma_{IFFT}^2 + \sigma_{BK}^2$).

---

**Figure 4**: FPGA Relative LUT and DSP utilization of a size-256 FFT for various intermediate variable bit widths.
Table 2: Fixed-point data representations used by intermediate variables, in the format **FixedPoint**_{integerBits, fractionalBits}.

<table>
<thead>
<tr>
<th>Parameter Set</th>
<th>I</th>
<th>II</th>
</tr>
</thead>
<tbody>
<tr>
<td>BK</td>
<td>FixedPoint_{26}(7, 19)</td>
<td>FixedPoint_{29}(8, 19)</td>
</tr>
<tr>
<td>FFT</td>
<td>FixedPoint_{29}(15, 14)</td>
<td>FixedPoint_{38}(18, 12)</td>
</tr>
<tr>
<td>IFFT</td>
<td>FixedPoint_{29}(23, 6)</td>
<td>FixedPoint_{38}(27, 3)</td>
</tr>
</tbody>
</table>

Second, in MATCHA, instead of measuring the noise variance, the authors conduct $10^8$ tests for a parameter set to test if there are no decryption failures at the end of bootstrapping. The downside of this approach is that it becomes expensive when multiple parameters have to be set. Furthermore, this methodology does not give exact values of the failure probability, as one only has the information that no errors were found in $10^8$ tests. Our approach of measuring the approximation noise and matching it with the theoretical noise bounds provides for a more rigorous and lean design. By setting the fixed-point parameters appropriately, we can guarantee that the failure probability is arbitrarily close to the theoretical bound and floating-point implementation, and thus does not affect bootstrapping failure probability. As the server operates only on public data, moving to a carefully-tuned fixed-point representation does not affect the scheme’s security.

Finally, we note that there are other intermediate variables that could be optimized, for example, the widths of the twiddle factors in the FFT calculations. We heuristically set them to the width of the intermediate variables minus 4, which gave a good balance between failure probability and cost as also explained in Section 3.4. Interesting future work could include a full search over all possible parameters, which could result in improved fixed-point parameters over our heuristic approach.

### 5 IMPLEMENTATION

We implemented FPT for a AMD Alveo U280 datacenter FPGA accelerator card featuring 1.3M LUTs, 2.6M FFs, 9024 DSPs, and 41 MB of on-chip SRAM. For both parameter sets, we employ our FFT-unrolled architecture with a forward FFT streaming width of 128 complex coefficients/clock cycle, and an IFFT streaming width of $128/l = 64$ complex coefficients per clock cycle. For Parameter Set II with $N = 1024$, we have also implemented the dotproduct-unrolled architecture with $(k + 1)/l = 4$ forward FFT kernels and $(k + 2) = 2$ IFFT kernels, both of uniform streaming width 32. At this datapoint, providing iso-throughput to the FFT-unrolled architecture, we found that the dotproduct-unrolled architecture incurs 10% more average DSP and LUT usage. Thus, we do not evaluate it further.

Our FFT-unrolled architectures feature massive throughput, completing one CMUX every $(256/128) \cdot (k + 1)/l = 12$ clock cycles for Parameter Set I, and every $(512/128) \cdot (k + 1)/l = 16$ clock cycles for Parameter Set II. The latency of the CMUX is larger: 144 cycles for Parameter Set I, and 192 cycles for Parameter Set II. In both cases, we operate at peak throughput by filling the CMUX pipeline with a batch of $b = 144/12 = 12$ ciphertexts.

### 5.1 External I/O

The Alveo U280 includes three different host-FPGA memory interfaces: 32 GB of DDR4, 8 GB of HBM accessed through 32 Pseudo-Channels (PCs), and 24 MB of PLRAM. PBS also requires three host-side inputs: a batch of ciphertexts $c_{in}$, the long-term bootstrapping key $BK$, and the test polynomial LUT $F$ to evaluate over the ciphertext.

For the long-term bootstrapping key, we note that it is not absolutely necessary to instantiate a ping-pong $BK$ buffer, as discussed in Section 3.2, on our target Alveo U280 FPGA. For our parameter...
sets and fixed-point-trimmed BK bit widths, the full BK measures approximately 15 MB and fits entirely in a combination of the on-chip BRAM and URAM. Nevertheless, we instantiate a small ping-pong BKj as a proof-of-concept. This requires an on-chip ping-pong buffer of only 2/n of the full size of BK, allowing our architecture to remain compute-bound on architectures with less on-chip SRAM, such as smaller FPGAs or heavily memory-trimmed down ASICs. Moreover, our technique ensures that our architecture scales to new TFHE algorithms or related schemes like FHEW that increase the size of the bootstrapping key.

For our batch sizes b, the required BK bandwidth is only tens of GB/s, which we provide by splitting the BK over a limited number of HBM PCs 0-7, each providing 14 GB/s of bandwidth. The input and output ciphertext batches are small and require a negligible bandwidth, which we allocate in a single HBM PC. Each HBM channel is served by a separate AXI master on the PL-side, which are R/W for the ciphertext and read-only for BK. For the test polynomial LUT F, we allocate an on-chip RAM that can store a configurable number of test polynomials. Each input ciphertext is tagged with an index of the LUT to apply, and correspondingly the test polynomial F to select from the RAM as input to the first CMUX iteration. LUTs depend on the specific FHE program, are typically limited in number, and do not change often. For example, bootstrapped Boolean gates require only a single LUT. As such, we keep the RAM small, and we share the same HBM PC and AXI master that is used by the input and output ciphertexts.

5.2 Xilinx Run Time Kernel

FPT is accessible from the host as Xilinx Run Time (XRT) RTL kernel and managed through XRT API calls. FPT’s CMUX pipeline features 100% utilization during a single ciphertext batch bootstrap, and does not require complex kernel overlapping to reach peak throughput. To ensure that there are no pipeline bubbles between the bootstrapping of different batches, we allow early pre-fetching of the next ciphertext batch into an on-chip FIFO. As such, we build FPT to support the Vitis ap_ctrl_chain kernel block level control protocol, which permits overlapping kernel executions and allows FPT to queue future ciphertext batch base HBM addresses.

5.3 FPGA Flexibility

FPT’s microarchitecture allows explicitly tailoring the implementation to a given TFHE parameter set rather than being a one-size-fits-all approach. Instead of perceiving this as a limitation, we observe an advantage in maximizing the benefits from our target platform: FPGAs.

Because FPGAs are readily programmable, FPT is flexible to support different parameter sets and noise distributions, simply by reprogramming the FPGA. Bitstreams can be entirely pre-generated for a useful set of parameters, plaintext spaces, or even secret key distributions and associated bootstrapping methods [44]. In its current instantiation, we provide bitstreams for parameter sets I and II, with more variations expected as future work. Reprogramming the FPGA is fast, and expected to happen only infrequently within a given application. As such, our approach allows us to heavily optimize the accelerator for each parameter set while remaining flexible to support a large variety of TFHE applications.

### 5.4 Fixed-point Streaming Design in Chisel

While the outer host-FPGA communication logic of FPT is implemented in SystemVerilog, we use Chisel [4] – an open-source HDL embedded in Scala – to construct the inner streaming CMUX kernel. Like SystemVerilog, Chisel is a full-fledged HDL with direct constructs to describe synthesizable combinational and sequential logic and not a High-Level Synthesis (HLS) language. Our motivation to select Chisel over SystemVerilog for the CMUX, is that it makes the full capabilities of the Scala language available to describe circuit generators. We make heavy use of object-oriented and functional programming tools to describe our CMUX streaming architecture for a configurable streaming width, and in both realizations shown in Fig. 2. Moreover, Chisel has a rich type system that is further supported by external libraries. In FPT, the existing DspComplex[FixedPoint] is our main hardware datatype that we use within our architecture. Building on existing FixedPoint test infrastructure that we extended for FPT, our experiments in Section 4 are directly run on the Chisel-generated Verilog rather than an intermediate fixed-point software model.

### 6 EVALUATION AND COMPARISON

#### 6.1 Resource Utilization

FPT is implemented using AMD Vivado 2022.2 and packaged as XRT kernel using Vitis 2022.2, targeting a clock frequency of 200 MHz. Table 3 presents a resource utilization breakdown of FPT, for both Parameter Sets I and II. In both cases, DSP blocks are the main limiting resource that prevents increasing to the next available streaming width, with up to 66% of available DSP blocks utilized by FPT. Note that whereas Fig. 2 presented our ping-pong BK buffer as a monolithic memory block, it is physically split into many smaller memory blocks placed inside the MAC units that consume them.

#### 6.2 PBS Benchmarks

Table 4 compares FPT quantitatively with a number of prior TFHE baselines. For our CPU baseline, we benchmark single-core PBS on an Intel Xeon Silver 4208 CPU at 2.1 GHz for both CONCRETE [12],

<table>
<thead>
<tr>
<th></th>
<th>LUT (K)</th>
<th>FF (K)</th>
<th>DSP</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPT - Param. Set I</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPT</td>
<td>40% av.</td>
<td>35% av.</td>
<td>61% av.</td>
<td>25% av.</td>
</tr>
<tr>
<td>CMUX</td>
<td>526</td>
<td>916</td>
<td>5 494</td>
<td>505</td>
</tr>
<tr>
<td>MAC (384×)</td>
<td>384</td>
<td>707</td>
<td>5 494</td>
<td>310</td>
</tr>
<tr>
<td>FFT&lt;sub&gt;256,128&lt;/sub&gt;</td>
<td>97</td>
<td>114</td>
<td>2 304</td>
<td>310</td>
</tr>
<tr>
<td>IFFT&lt;sub&gt;256,64&lt;/sub&gt;</td>
<td>159</td>
<td>366</td>
<td>2 126</td>
<td>0</td>
</tr>
<tr>
<td><strong>FPT - Param. Set II</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPT</td>
<td>46% av.</td>
<td>39% av.</td>
<td>66% av.</td>
<td>20% av.</td>
</tr>
<tr>
<td>CMUX</td>
<td>595</td>
<td>1 024</td>
<td>5 980</td>
<td>412</td>
</tr>
<tr>
<td>MAC (256×)</td>
<td>458</td>
<td>827</td>
<td>5 980</td>
<td>215</td>
</tr>
<tr>
<td>FFT&lt;sub&gt;312,128&lt;/sub&gt;</td>
<td>66</td>
<td>79</td>
<td>1 536</td>
<td>215</td>
</tr>
<tr>
<td>IFFT&lt;sub&gt;312,64&lt;/sub&gt;</td>
<td>222</td>
<td>449</td>
<td>2 958</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>130</td>
<td>255</td>
<td>1 486</td>
<td>0</td>
</tr>
</tbody>
</table>
Table 4: Comparison of TFHE PBS on a Variety of Platforms

<table>
<thead>
<tr>
<th>Parameter Set</th>
<th>Platform</th>
<th>LUT</th>
<th>FFs</th>
<th>DSP</th>
<th>BRAM</th>
<th>Clock (MHz)</th>
<th>Latency (ms)</th>
<th>TP (PBS/ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPT</strong></td>
<td>I</td>
<td>FPGA</td>
<td>526 K</td>
<td>916 K</td>
<td>5494</td>
<td>17.5 Mb</td>
<td>200</td>
<td>0.66†</td>
</tr>
<tr>
<td></td>
<td>II</td>
<td></td>
<td>595 K</td>
<td>1024 K</td>
<td>5980</td>
<td>14.5 Mb</td>
<td>200</td>
<td>0.74†</td>
</tr>
<tr>
<td><strong>YKP [66]</strong></td>
<td>II</td>
<td>FPGA</td>
<td>842 K</td>
<td>662 K</td>
<td>7202</td>
<td>338 Mb</td>
<td>180</td>
<td>3.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>442 K</td>
<td>342 K</td>
<td>6910</td>
<td>409 Mb</td>
<td>180</td>
<td>1.88</td>
</tr>
<tr>
<td><strong>MATCHA [34]</strong></td>
<td>II</td>
<td>ASIC</td>
<td>36.96 mm²</td>
<td>16 nm PTM</td>
<td></td>
<td></td>
<td>2000</td>
<td>0.2</td>
</tr>
<tr>
<td><strong>CONCRETE [12]</strong></td>
<td>I</td>
<td>CPU</td>
<td>Intel Xeon Silver 4208</td>
<td></td>
<td></td>
<td>2 100</td>
<td>33.0</td>
<td>0.03</td>
</tr>
<tr>
<td></td>
<td>II</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2 100</td>
<td>32.0</td>
<td>0.03</td>
</tr>
<tr>
<td><strong>TFHE-rs [68]</strong></td>
<td>I</td>
<td>CPU</td>
<td>Intel Xeon Silver 4208</td>
<td></td>
<td></td>
<td>2 100</td>
<td>9.25</td>
<td>0.11</td>
</tr>
<tr>
<td></td>
<td>II</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2 100</td>
<td>9.45</td>
<td>0.11</td>
</tr>
<tr>
<td><strong>cuFHE [16, 40]</strong></td>
<td>II</td>
<td>GPU</td>
<td>NVIDIA GeForce RTX 3090</td>
<td></td>
<td></td>
<td>1 700</td>
<td>9.34</td>
<td>9.6</td>
</tr>
</tbody>
</table>

† The latency is identical to complete a single or a batch of $b = 12$ PBS.

and its recent update TFHE-rs [68] employing a heavily-optimized FFT library. A recent ASIC baseline is provided by MATCHA [34]. MATCHA emulates a 36.96 mm² ASIC in a 16 nm PTM process technology. As an FPGA baseline, we include a recent architecture of Ye et al. [66] (referred to as YKP after the authors’ initials), which was developed concurrently with our work and significantly improves the prior baseline of Gener et al. [27]. Lastly, we also include in our comparison YKP’s benchmarks of cuFHE [16, 40], a GPU-based implementation benchmarked on an NVIDIA GeForce RTX 3090 GPU at 1.7 GHz.

FPT is optimized for maximal throughput. Table 4 illustrates FPT’s massive throughput, enabled through its streaming architecture: 937> higher than CONCRETE, 7.1> higher than YKP, and 2.5× higher than MATCHA or cuFHE.

In the current version of FPT, latency optimization was not prioritized. Many TFHE homomorphic applications feature hundreds to thousands of parallel ciphertexts. In such settings, the total time to bootstrap all ciphertexts—governed by the throughput—is much more important than the latency to bootstrap a single ciphertext. FPT’s PBS latency is determined by the PCIe and AXI latencies of communicating input and output ciphertexts¹, as well as its CMUX pipeline depth. In this work, we kept the CMUX pipeline depth large, fitting $b = 12$ ciphertexts and enabling small off-chip bandwidth through our batched bootstrapping technique.

Lower-latency implementations of FPT can opt to decrease the CMUX pipeline depth, requiring either more off-chip memory bandwidth to load $BK$ or caching the full $BK$ on-chip. Although these lower-latency practices are not included in the current implementation, FPT’s latency is still competitive with MATCHA.

Finally, FPT is estimated at 99W total on-chip power (FPGA and HBM), offering a similar $TP/W$ as MATCHA (40 W) and significantly more than cuFHE (>200 W) or YKP (50 W).

6.3 Conway’s Game of Life

To evaluate FPT in a more comprehensive application, we benchmarked an encrypted simulation of Conway’s Game of Life [49]. The Game of Life is a simulation of a two-dimensional board, where each board cell is either in the alive or dead state. At each time step, a cell’s state transitions depending on its neighbors’ state. Many different types of patterns can appear on the board, including still-lifes, oscillators, or patterns that travel across the board.

In running Game of Life over TFHE, the server receives an encrypted initial board configuration with encrypted cell states. Update rules are translated into Boolean equations, which are calculated by the server using encrypted gate arithmetic [49]. Updating a single cell state requires exactly 44 encrypted gate computations, disregarding the cheaper NOT gates that do not include a bootstrap. As a whole, the encrypted Game of Life consists of a mix of homomorphic AND, XOR, OR, and NOT gates. These operations and their parallel computation should help estimating FPT’s performance on a variety of applications. In addition, this is an application which demonstrates the performance improvements live: the FPGA-accelerated board updates visually appear much quicker than the software counterpart.

Table 5: The Performance Comparison of FPT over the Game of Life Demo. The FPT accelerated board updates much quicker than the native software counterpart.

<table>
<thead>
<tr>
<th></th>
<th>Key Switch</th>
<th>Board Update (s)</th>
<th>Bootstrap 2816 (s)</th>
<th>Key Switch 2816 (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TFHE-rs</strong></td>
<td>with</td>
<td>29.1</td>
<td>26.7</td>
<td>2.3</td>
</tr>
<tr>
<td></td>
<td>w/out</td>
<td>47.3</td>
<td>47.3</td>
<td></td>
</tr>
<tr>
<td><strong>FPT</strong></td>
<td>with</td>
<td>2.51</td>
<td>0.11</td>
<td>2.3</td>
</tr>
<tr>
<td></td>
<td>w/out</td>
<td>0.3</td>
<td>0.26</td>
<td></td>
</tr>
</tbody>
</table>

¹These latencies are amortized by overlapping kernel executions. In Table 4, they account for the difference between Latency and $(b = 12)/TP$. 

11
We made the artifacts of our demo available\(^2\) to be run on AWS F1 (FPGA Instances), together with a screenrecording of its execution. Notice that, this artifact is only a demo version that prefers a reduced parameter set to have the software TFHE-rs board updates in acceptable time.

We benchmarked homomorphic Game of Life inside the most recent TFHE-rs software library for an 8 × 8 board. For this board size, a single time step update requires exactly $64 \times 44 = 2816$ programmable bootstraps. Inside TFHE-rs, we integrated FPT as a backend for Parameter Set I. Using simple library function calls, the CPU can offload the bootstrap calculations to the FPGA. As one caveat, our current first integration into TFHE-rs does not allow overlapping kernel executions. Because of this limitation, FPT’s throughput drops from $28.4$ PBS/ms to $12/0.66 = 18.2$ PBS/ms, still 165× higher than TFHE-rs.

The results of our experiment are summarized in Table 5. In the TFHE-rs software version, a board update takes 29.1 s, of which 26.7 s are spent in bootstrapping, 2.3 s seconds in key-switching, and merely 0.1 s in calculating other operations. A straightforward integration of FPT offers a moderately limited speedup, quickly facing Amdahl’s law: a board update is reduced to 2.5 s (10.7×), of which now only 0.11 s are spent in bootstrapping, but 2.3 s in key-switching. In this setting, because the CPU spends most of the time in key-switching instead of providing ciphertexts to FPT, the FPGA stays idle 96% of the time.

In addition to considering the key-switching as the next operation to accelerate, we can algorithmically exploit FPT’s high bootstrapping throughput. Specifically, key-switching can entirely be eliminated by increasing the TLWE input dimension $n = 586$ to match the TLWE output dimension $kN = 1024$. However, this technique makes bootstrapping roughly $1024/586 = 1.75$× as expensive. In software, this change is undesired: board update times increase to 47.3 s, 99.9% of which is bootstrapping. In contrast, FPT’s high bootstrapping shines in this setting: board updates are reduced to 0.3 s only. Here, FPT achieves a total 158× speedup over TFHE-rs and is active about 60% of the time.

In summary, in its current integration into TFHE-rs, FPT can accelerate an application containing a mix of encrypted gate calculations by a factor of $29.1/0.3 \approx 100$×.

More generally, these results should readily extend from Game of Life to other TFHE applications that are bottlenecked by PBS computations. For example, in [13], the authors show how encrypted deep neural networks can make heavy use of PBS. The resulting encrypted networks incur a slowdown factor of $\sim 1$ M over their unencrypted counterparts. Utilizing FPT, this slowdown factor could be reduced to $\sim 10$ k instead.

Finally, we note that a 100× acceleration is less than what FPT promises, with 258× higher bootstrapping throughput than TFHE-rs. Maximizing these throughput gains of FPT requires devoting increased engineering effort on a given application. Nevertheless, to our knowledge, FPT is one of the first accelerators to be integrated and demonstrated end-to-end within a popular FHE software library.

6.4 Cost Comparison

To more comprehensively evaluate FPT against CPU or GPU-based execution, FPT’s performance advantages are elevated with computation cost benefits summarized in Table 6. The table compares the operating cost of FPT on a local FPGA server against various Amazon Web Services (AWS) instances that consists of FPGA, GPU or only CPUs. For fairness, CPU and GPU-based execution are given advances, such as maximum benefit from parallel threads, AWS offered price discounts, etc. Table 6 indicates a monthly $ cost of 15× to reach FPT’s performance with the other execution methods. We note that not all TFHE applications require the peak bootstrapping throughput of FPT. In a time-varying setting where FPT is used only 50% of the time on average, CPU and GPU-based execution can instead take advantage by utilizing fewer or more time-varying compute instances. However, even in this setting, there still is a $10$× cost advantage.

Last but not least, it is also worth considering that FPGAs do not require being used in PCIe accelerator card form. Rather, they can be built using custom compute servers, tailored to custom data and compute distribution networks, as exemplified by Microsoft Catapult [14].

6.5 Related Work

Qualitatively, FPT makes different design choices than either YKP or MATCHA. MATCHA is built after the classical CPU approach to FHE accelerators. It includes a set of TGGSW clusters with external product cores that operate from a register file. As one result, MATCHA is bottlenecked by data movement and cache memory access conflicts.

YKP is an HLS-based architecture that redefines TFHE to use NTT, breaking compatibility with existing TFHE libraries like CONCRETE, and disabling the fixed-point optimizations of FPT. At the architectural level, YKP includes some concepts also employed by FPT. Similar to FPT, they include a pipelined implementation of the CMUX that processes multiple ciphertext instances. However, unlike FPT which builds a single streaming CMUX PE with large and configurable streaming width, YKP implements and instantiates multiple smaller CMUX PEs with inferior TP/A. Each CMUX pipeline instance in YKP includes an SRAM that stores a coefficient $BK_j$. However, unlike FPT where these SRAMs are loaded by off-chip memory in ping-pong fashion, YKP loads coefficients from DRAM only after a full coefficient has been consumed. This makes the number of CMUX PEs they instantiate limited by the off-chip memory bandwidth, whereas FPT’s design choices make it entirely compute-bound.

Both MATCHA and YKP focus on an algorithmic technique called *bootstrapping key unrolling*. This technique unrolls $m$ iterations of the Blind Rotation loop (Algorithm 1, Line 2), requiring an (exponentially) more expensive CMUX equation and larger $BK$, but reducing the total number of iterations from $n$ to $n/m$. Bootstrapping key unrolling was not considered for FPT, but is a promising future technique to evaluate. Moreover, since FPT is not bound by off-chip memory bandwidth, more aggressive key unrolling could be feasible.

For completeness, we note that both MATCHA and YKP include key-switching as an operation of PBS. Key-switching includes

\(^2\)Artifacts available at: https://github.com/KULeuven-COSIC/fpt-demo

\(^3\)Increasing $n$ increases the security.
Table 6: Performance and Cost Comparison of FPT against instances on AWS with/without GPU-acceleration

<table>
<thead>
<tr>
<th></th>
<th>FPT Local Setup</th>
<th>AWS F1 Custom</th>
<th>GPU Acceleration*</th>
<th>Without Acceleration</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FPGA / GPU / CPU Count</td>
<td>Million Operations per Day*</td>
<td>Monthly $ Cost with Discounts†</td>
<td>Million Operations per $</td>
</tr>
<tr>
<td></td>
<td>Alveo U280</td>
<td>AWS P4 NVIDIA A100</td>
<td>AWS P3 NVIDIA Tesla V100</td>
<td>AWS EC2 M6 Intel Xeon</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>8</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>2 200</td>
<td>3 975</td>
<td>352</td>
</tr>
<tr>
<td></td>
<td>567</td>
<td>19 140</td>
<td>1 190</td>
<td>Intel Xeon Tesla V100</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>6</td>
<td>8</td>
<td>8</td>
</tr>
</tbody>
</table>

The number of instances required to reach FPT’s performance and their cost:

<table>
<thead>
<tr>
<th>Number of Instances</th>
<th>Factor of Cost</th>
<th>Monthly $ Cost</th>
<th>Million Operations per Day*</th>
<th>Monthly $ Cost with Discounts†</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>7</td>
<td>135</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>19 140</td>
<td>1 930</td>
<td>8 425</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8 460</td>
</tr>
</tbody>
</table>

Finally, the authors would like to thank Wouter Legiest for experimenting with a variety of FFT generator tools.

REFERENCES


