cuZK: Accelerating Zero-Knowledge Proof with A Faster Parallel Multi-Scalar Multiplication Algorithm on GPUs

Tao Lu\(^1\), Chengkun Wei\(^1\), Ruijing Yu\(^1\), Chaochao Chen\(^1\), Wenjing Fang\(^2\), Lei Wang\(^2\), Zeke Wang\(^1\) and Wenzhi Chen\(^1\)

\(^1\) Zhejiang University, Hangzhou, China, \{lutao2020,weichengkun,rjyu,zjuccc,wangzeke,chenzz\}@zju.edu.cn
\(^2\) Ant Group, Hangzhou, China, \{bean.fwj,shensi.wl\}@antgroup.com

Abstract. Zero-knowledge proof is a critical cryptographic primitive. Its most practical type, called zero-knowledge Succinct Non-interactive ARgument of Knowledge (zkSNARK), has been deployed in various privacy-preserving applications such as cryptocurrencies and verifiable machine learning. Unfortunately, zkSNARK like Groth16 has a high overhead on its proof generation step, which consists of several time-consuming operations, including large-scale matrix-vector multiplication (MUL), number-theoretic transform (NTT), and multi-scalar multiplication (MSM). Therefore, this paper presents cuZK, an efficient GPU implementation of zkSNARK with the following three techniques to achieve high performance. First, we propose a new parallel MSM algorithm. This MSM algorithm achieves nearly perfect linear speedup over the Pippenger algorithm, a well-known serial MSM algorithm. Second, we parallelize the MUL operation. Along with our self-designed MSM scheme and well-studied NTT scheme, cuZK achieves the parallelization of all operations in the proof generation step. Third, cuZK reduces the latency overhead caused by CPU-GPU data transfer by 1) reducing redundant data transfer and 2) overlapping data transfer and device computation. The evaluation results show that our MSM module provides over 2.08× (up to 2.94×) speedup versus the state-of-the-art GPU implementation. cuZK achieves over 2.65× (up to 4.86×) speedup on standard benchmarks and 2.18× speedup on a GPU-accelerated cryptocurrency application, Filecoin.

Keywords: Zero-knowledge Proof · Multi-scalar Multiplication · Parallel Algorithm · Graphics Processing Unit

1 Introduction

Zero-knowledge proof (ZKP) [GMR89] is a cryptographic primitive that allows a prover to generate a proof \(\pi\) to convince verifiers that a computation \(y = f(x, w)\) is correctly calculated with a public input \(x\) and a prover’s secret input \(w\). Additionally, the proof \(\pi\) leaks no information about the secret input \(w\). In recent years, ZKP has drawn much attention from academia and industry due to the advent of an advanced ZKP type called zkSNARK, which stands for zero-knowledge Succinct Non-interactive ARgument of Knowledge. Compared with other traditional ZKPs [Kil92, Mic00, Gro10], zkSNARK has much more succinct proof \(\pi\). For example, the proof generated in the zkSNARK protocol proposed by Groth [Gro16] has only hundreds of bytes and is very fast to be verified within several milliseconds. Therefore, zkSNARK is widely considered to be the most practical ZKP, and it has been applied to many private-preserving applications such
as electronic voting [ZC15], verifiable database outsourcing [ZGK+17], cryptocurrencies [SCG+14, BG17, BMRS20], and verifiable machine learning [ZFZS20].

However, there is still a bottleneck that limits further deployments of zkSNARK. Currently, state-of-the-art zkSNARKs have a high overhead on their proof generation step. The prover in [Gro16] needs to perform various time-consuming operations to generate a proof $\pi$. These time-consuming operations include large-scaled matrix-vector multiplication (MUL), number-theoretic transform (NTT), and multi-scalar multiplication (MSM) on elliptic curves, leading to the overall proof generation time for a function $f$ being much longer than the time to evaluate this function, sometimes up to thousands of times longer.

One of solutions to reduce the proof generation time is to parallelize this task on certain hardware. GPUs are many-core computing platforms that support the concurrent execution of thousands of threads. They have been used to accelerate a wide variety of computational modules in many fields, such as deep learning [LZW21], cryptography [GXW21, ABVL+20], and graphics [WQS+20]. There are also several existing GPU designs of zkSNARK. For example, Mina announced a challenge for speeding up [Gro16] using GPUs with a high reward ($100k). The final acceleration result of this challenge has been open-sourced in [Min19]. Another GPU implementation Bellperson [Bel19] is improved from a CPU-based version Bellman [Bel15]. Bellperson has been deployed in a well-known decentralized cryptocurrency network Filecoin [BG17]. Figure 1 shows their execution time breakdown on zkSNARK operations, including MUL, NTT, MSM, and the GPU-CPU data transfer. Obviously, the overall performance of these GPU implementations largely depends on the efficiency of the above four operations. Especially, MSM is the most time-consuming operation, taking more than 70 percent of the total runtime.

Nevertheless, these operations performed in existing GPU implementations have the following weaknesses. 1) MSM: The parallel algorithms used in these GPU implementations for the MSM computation are simply modified from the ones used in the low-parallelism setting. However, these parallel algorithms are hardly suitable for the case when there are thousands of threads running simultaneously, which manifests an unsatisfiable increase in speedup with the increasing parallelism; 2) MUL: We notice existing GPU designs underestimate computational costs of the MUL operation. They choose to perform the MUL operation serially on a CPU rather than parallelly on GPUs. Actually, the slow way of running MUL serially can significantly hinder the overall performance; 3) Data Transfer: These GPU implementations also waste too much time on CPU-GPU data transfer, which can actually be mitigated by reducing redundant data transfer and overlapping data transfer with device computation. Note that Mina [Min19] consumes much time in performing NTT serially, but there is no need to consider NTT to be a weakness. Many efficient parallel NTT schemes already have been well-studied [GJCC20, KJPA20, GXW21]. Therefore, we can easily replace the serial NTT scheme used in [Min19] with a parallel one. For example, the parallel NTT scheme used in [Bel19] is from [Bai10].

![Figure 1: The execution time breakdown of the existing GPU implementations on zkSNARK operations, including MUL, NTT, MSM, and the GPU-CPU data transfer. The label MSM/NTT means that MSM and NTT are executed simultaneously.](image)
1.1 Our Contributions

In this paper, we provide an efficient GPU implementation of zkSNARK by addressing the above weaknesses of other state-of-the-art works. Proposed techniques can achieve high performance on modern GPU architectures. Contributions of this paper are summarized below:

- We propose a new parallel MSM algorithm. This MSM algorithm is unlike other ordinary parallel methods that simply decompose the large MSM computation into multiple smaller ones. We treat all computational units of MSM as a whole and store all elements of MSM in a sparse matrix. This enables us to convert the major operations used in the Pippenger algorithm [Pip76], a well-known serial MSM algorithm, to a series of basic sparse matrix operations, including sparse matrix transpose and sparse matrix-vector multiplication. Next, we utilize the technologies used in well-studied parallel sparse matrix algorithms [BG09, GD14, TDM14] to accelerate the MSM computation. As a result, our parallel MSM algorithm is not only well adapted to the high parallelism provided by GPUs, but also achieves nearly perfect linear speedup over the Pippenger algorithm, where perfect linear speedup means the parallel speedup ratio is equal to the number of execution threads. We are the first to show that the MSM computation can be parallelized with the help of sparse matrix operations, and we believe that this idea of using sparse matrices will motivate many other parallelization methods due to its excellent performance.

- We present cuZK, an efficient GPU implementation of zkSNARK. We make three optimizations to help cuZK achieve high performance. First, we implement our new parallel MSM algorithm and deploy it in cuZK’s MSM module. This part dominates the total costs of zkSNARK and thus dramatically impacts the overall performance improvement. Second, we notice the matrix that MUL operates on is very large but sparse. Therefore, we represent it in the sparse matrix format, which allows us to store the whole matrix on GPUs and perform MUL computation with parallel schemes on sparse matrices. Furthermore, along with our self-designed MSM parallel scheme and well-studied NTT parallel scheme [GJCC20, KJPA20, GXW21], cuZK indeed achieves the parallelization of all time-consuming operations in zkSNARK. Third, cuZK reduces the latency overhead caused by CPU-GPU data transfer by overlapping data transfer and device computation using the multi-streaming technique. In addition, there is no need for redundant data transfer as it is automatically eliminated when we perform all zkSNARK operations on GPUs.

- We design a series of evaluation schemes for cuZK. The evaluation results show that our MSM module provides over $2.08 \times$ (up to $2.94 \times$) speedup versus the state-of-the-art CPU implementation. The overall performance of cuZK achieves over $2.65 \times$ (up to $4.86 \times$) speedup on standard benchmarks and $2.18 \times$ speedup on a GPU-accelerated cryptocurrency application, Filecoin.

Implementation codes discussed in this paper are available in https://github.com/speakspeak/cuZK.

1.2 Related Work

Recently, a great number of prior works have implemented high-performance zkSNARK on certain hardware, including GPUs, ASICs, and CPU clusters. PipeZK [ZWZ21] is a work that provides pipelined ASIC design for zkSNARK. Although this work has excellent efficiency on zkSNARK for small-scale applications like anonymous payment, its performance decreases significantly for large-scale applications due to the on-chip
storage limitation of ASIC. DIZK [WZC+18] leverages Apache Spark to distribute the proof generation step to CPU clusters. Nevertheless, the costs of deploying CPU clusters are much higher than using GPU cards and ASIC chips, which hinders DIZK from being widely deployed. Bellperson [Bel19] and Mina [Min19] are efficient GPU implementations of zkSNARK. However, as mentioned before, their MSM and MUL modules do not fully unleash the potential of GPUs and they also waste too much time on CPU-GPU data transfer.

MSM is the most time-consuming operation used in zkSNARK. Thus, there have been notable works focusing on improving the efficiency of MSM on GPUs [Spp22, Yrr22, Mat22], FPGAs [Xav22, ABC+22, Har22], and ARM CPUs [HB22]. Especially the winning works [Yrr22, Mat22] of the ZPrize competition [Zpr22] are the concurrent works with this paper. They achieve excellent performance on the MSM computations with randomly sampled scalars. Their excellent performance benefits from the core technique, i.e. utilizing radix sort to process the scalars used in MSM, which can actually be viewed as a concrete scheme of the sparse matrix transpose used in our MSM algorithm, as shown in Section 4.1. But even then, both schemes cannot be directly deployed on zkSNARK, where the scalars used in MSM depend on the proving function \( f \) and are not simply randomly distributed.

2 Preliminaries

2.1 The zkSNARK Protocol of Groth

Our work provides a GPU implementation of a zkSNARK protocol due to Groth [Gro16]. We choose Groth’s protocol because it is one of the most efficient and practical zkSNARK protocols, and it has been adopted by various private-preserving applications, including cryptocurrencies [BG17], smart contracts [Pol22], and verifiable machine learning [ZWW+21]. Here, we also need to mention that our techniques can be used for similar zkSNARK protocols, especially for the protocols [GGPR13, GM17, GWC19, CHM+20] that require performing the multi-scalar multiplication operation. Below, we describe the details of Groth’s protocol.

Groth’s protocol works like all zkSNARKs. It allows a prover to generate a proof \( \pi \) to convince verifiers a computation \( y = f(x, w) \) is correctly calculated with a public input \( x \) and a prover’s secret input \( w \). In addition, its proof \( \pi \) has only hundreds of bytes and is...
very fast to be verified within several milliseconds. The workflow of Groth’s protocol is shown in Figure 2. It consists of three procedures: Preprocess, Prove, and Verify.

The Preprocess procedure is performed by a third trusted party. It first compiles a function $f$ to an instance of Rank-1 Constraint System (R1CS). A simple example of the compilation process is shown on the upper right side of Figure 2.

In short, the function $f$ is decomposed into multiple constraints, each of which can be represented by three vectors. These constraint vectors ultimately form three matrices, which are called the R1CS instance. The number of constraints is commonly considered as the scale of the R1CS instance. Next, the third trusted party uses this R1CS instance and its secret random number to generate a prover key $pk$ and a verifier key $vk$. These two keys are both public. That is to say, anyone can perform the Prove procedure to generate a proof $\pi$ with the prover key $pk$, and anyone can perform the Verify procedure with the proof $\pi$ and the verifier key $vk$. The restriction is that only the proof $\pi$ generated by the prover who owns the secret input $w$ that satisfies $y = f(x,w)$ can make verifiers accept. In addition, the proof $\pi$ leaks no information about the secret input $w$, and no one except the owner can get the value of the secret input $w$.

The Preprocess procedure and the Verify procedure have amortized lightweight computational costs. For the Preprocess procedure, the two keys $pk$ and $vk$ are infinitely reusable for the function $f$ so that its computational costs can be amortized over each use of two keys. For the Verify procedure, it only requires verifiers to perform three bilinear pairing operations like Weil pairing and Tate pairing. These pairing operations are functions that map two mathematical spaces to a third space, and they can be computed using Miller’s algorithm [Mil04] within just several milliseconds. The Prove procedure is the only high-expense procedure. As shown at the lower right side of Figure 2, it requires the prover to perform various time-consuming operations, including MUL, NTT, and MSM. This leads to the Prove procedure being the bottleneck that limits zkSNARK further deployments. Our work focuses on accelerating this procedure with GPUs.

### 2.2 Multi-scalar Multiplication

Multi-scalar multiplication (MSM) is the most time-consuming operation in zkSNARK, taking more than 70 percent of the total runtime, as shown in Figure 1. Its definition is given by the formula $Q = \sum_{i=1}^{n} k_i P_i$, where $n$ is the scale of MSM, $k_i$ is a $\lambda$-bits scalar, $P_i$ is an elliptic curve (EC) point, and the pair $k_i P_i$ represents point scalar multiplication (PMULT) of $k_i$ and $P_i$. Formally, an elliptic curve is a smooth, projective, algebraic curve consisting of EC points. These points include the set that satisfies a specific mathematical equation, such as $y^2 = x^3 + ax + b$, and the point at infinity, denoted as $\mathcal{O}$. The point at infinity serves as the identity element in the abelian group formed by all EC points, along with their fundamental operation known as point addition (PADD). Point doubling (PDBL) is a special case of PADD, the result of which is equal to performing a PADD operation on two identical points. PMULT of a scalar $k$ and an EC point $P$ is another commonly used operation in elliptic curve arithmetic. It is defined as $k$ times self-PADD of $P$, denoted by $kP = P + P + \ldots + P$. We can use the double-and-add method to compute
The Pippenger Algorithm \cite{Pip76} is a popular serial algorithm for MSM computation. It performs best in the zkSNARK setting compared to other MSM algorithms. Our proposed parallel MSM algorithm is inspired by it. Thus, in this section, we first review the Pippenger algorithm and then analyze its computational costs.

**Overview.** Given $\lambda$-bits scalars $k_1, \ldots, k_n$ and base points $P_1, \ldots, P_n$, the Pippenger algorithm chooses a window size $s$ and converts the original MSM task to $\lceil \frac{\lambda}{s} \rceil$ subtasks by dividing these $\lambda$-bits scalars into $s$-bits scalars. Each subtask is to compute $\sum_{i=1}^{n} m_{ij}P_i$, the pair $kP$ by performing a series of PDBLs and PADDs. Figure 3 shows an example of computing $19P$. It starts with representing the scalar 19 in the binary form $(10011)_2$. Then, we initialize the result to be the point at infinity $O$. Next, at each bit position, it doubles and adds the point $P$ to the result when the bit is 1. The EC point on the last bit is the result of PMULT. Finally, the MSM result $Q$ is calculated by adding all pairs $k_iP_i$, where $i \in [1, n]$.

Obviously, if we employ the double-and-add method to compute MSM, we need to perform at most $n\lambda + n - 1$ PADDs and $n\lambda - n$ PDBLs. In real-world applications, the security parameter $\lambda$ commonly ranges from 254 to 768 and the scale of MSM $n$ could be extremely large. For instance, Filecoin \cite{BG17} has $n$ larger than a million. To make matters worse, the costs of EC point operations like PADD and PDBL are much more expensive than the regular scalar operations. Therefore, the computational costs of using the double-and-add method for MSM computation are intolerable. There are several more efficient MSM algorithms, such as the Pippenger algorithm \cite{Pip76}, the Chang-Lou algorithm \cite{CL03}, and the Bos-Coster algorithm reported in \cite{Roo94}. Especially, the Pippenger algorithm performs best when the scale of MSM is very large, as shown in \cite{BDLO12}.

## 2.3 The Pippenger Algorithm

The Pippenger algorithm \cite{Pip76} is a popular serial algorithm for MSM computation. It performs best in the zkSNARK setting compared to other MSM algorithms. Our proposed parallel MSM algorithm is inspired by it. Thus, in this section, we first review the Pippenger algorithm and then analyze its computational costs.

**Algorithm 1** The Pippenger Algorithm \cite{Pip76}

**Require:** A scalar vector $k_n = [k_1, k_2, \ldots, k_n]$, whose elements are $\lambda$-bit scalars. A point vector $P_n = [P_1, P_2, \ldots, P_n]$. A chosen window size $s$.

**Ensure:** $Q = \sum_{i=1}^{n} k_iP_i$.

1. $T_{\lceil \frac{\lambda}{s} \rceil + 1} \leftarrow O$ // $O$ is the point at infinity on the elliptic curve.
2. for $j \leftarrow \lceil \frac{\lambda}{s} \rceil$ to 1 do // Convert the original task into $\lceil \frac{\lambda}{s} \rceil$ subtasks.
3. // Initialize $2^s - 1$ buckets with points at infinity $O$.
4. $B_{2s-1} \leftarrow [O, O, \ldots, O]_{2s-1}$
5. // Put $P_i$ into the corresponding bucket and add up all points in the same bucket.
6. for $i \leftarrow 1$ to $n$ do
7. $m_{ij} \leftarrow (k_i \gg ((j - 1) \times s)) \& ((1 \ll s) - 1)$
8. if $m_{ij} \neq 0$ then
9. $B_{m_{ij}} \leftarrow B_{m_{ij}} + P_i$
10. end if
12. end for // Get the result of this subtask, $G_j = \sum_{l=1}^{2s-1} lB_l$, as shown in Algorithm 2
13. $G_j \leftarrow \text{BucketPointsReduction}(B_{2s-1})$
14. $T_{j} \leftarrow 2^sT_{j+1} + G_j$ // Add $G_j$ to the final result based on Formula (3).
17. $Q = T_1$
18. return $Q$
Algorithm 2 BucketPointsReduction [BDLO12]

Require: A point vector $\mathbf{B}_{2^s-1} = [\mathbf{B}_1, \mathbf{B}_2, ..., \mathbf{B}_{2^s-1}]$
Ensure: $\mathbf{G} = \sum_{i=1}^{2^s-1} |\mathbf{B}_i|

1: $\mathbf{G}_0 \leftarrow \mathcal{O}$; $\mathbf{M}_0 \leftarrow \mathcal{O}$ // $\mathcal{O}$ is the point at infinity on the elliptic curve.
2: for $l \leftarrow 1$ to $2^s - 1$ do // Add $\mathbf{B}_l$ based on Formula (2).
3: $\mathbf{M}_l \leftarrow \mathbf{M}_{l-1} + \mathbf{B}_{2^s-l}$ // $\mathbf{M}_l = \mathbf{B}_{2^s-1} + \mathbf{B}_{2^s-2} + ... + \mathbf{B}_{2^s-l}$
4: $\mathbf{G}_l \leftarrow \mathbf{G}_{l-1} + \mathbf{M}_l$ // $\mathbf{G}_l = \mathbf{M}_1 + \mathbf{M}_2 + ... + \mathbf{M}_l$
5: end for
6: $\mathbf{G} \leftarrow \mathbf{G}_{2^s-1}$ // $\mathbf{G}_{2^s-1} = \mathbf{B}_1 + 2\mathbf{B}_2 + ... + (2^s-1)\mathbf{B}_{2^s-1}$
7: return $\mathbf{G}$

$\mathbf{G}_j = \sum_{i=1}^{s} m_{ij} \mathbf{P}_i$

Figure 4: An example of putting EC points into buckets.

where $m_i$ is the $s$-bits part of $k_i$ used in this subtask. The above step can be performed by sorting base points into $2^s - 1$ buckets according to the value of $m_i$ (discarding one bucket because scalars equal to zero have no effect on the final result). Then, the algorithm sums the base elements in the buckets to obtain points $\mathbf{B}_1, ..., \mathbf{B}_{2^s-1}$ and computes $\sum_{i=1}^{2^s-1} |\mathbf{B}_i|$, which is equal to the result of the subtask $\sum_{i=1}^{n} m_i \mathbf{P}_i$.

Details. The details are shown in Algorithm 1, which mainly consists of three steps:

1) Convert the original task $\mathbf{Q} = \sum_{i=1}^{n} k_i \mathbf{P}_i$ to multiple smaller subtasks. It starts by choosing a window size $s$ and dividing each $\lambda$-bits scalar $k_i$ into $\lceil \frac{\lambda}{s} \rceil$ parts. Each part is a $s$-bits scalar $m_{ij}$, satisfying $k_i = \sum_{j=1}^{\lceil \frac{\lambda}{s} \rceil} (2^{j-1}m_{ij})$. The smaller subtasks are defined as the computation $\mathbf{G}_j = \sum_{i=1}^{n} m_{ij} \mathbf{P}_i$, where $j \in [1, \lceil \frac{\lambda}{s} \rceil]$. The relation between the original task and these subtasks can be expressed by Formula (1).

\[
\mathbf{Q} = \sum_{i=1}^{n} k_i \mathbf{P}_i = \sum_{i=1}^{n} \sum_{j=1}^{\lceil \frac{\lambda}{s} \rceil} (2^{j-1}m_{ij}) \mathbf{P}_i = \sum_{j=1}^{\lceil \frac{\lambda}{s} \rceil} 2^{j-1}s \left( \sum_{i=1}^{n} m_{ij} \mathbf{P}_i \right) = \sum_{j=1}^{\lceil \frac{\lambda}{s} \rceil} 2^{j-1}s \mathbf{G}_j
\]  \hspace{1cm} (1)

2) Compute subtask results $\mathbf{G}_j$, where $j \in [1, \lceil \frac{\lambda}{s} \rceil]$. For each subtask, as shown in Figure 4, it puts EC points $\mathbf{P}_i$ with the same scalar value $m_{ij}$ into a bucket whose index is equal to $m_{ij}$. Note that only $2^s-1$ buckets need to be prepared because the points corresponding to zero scalars have no effect on the final result and are skipped directly. Then, it adds up (PADD) all points in the same buckets. The sum point of each bucket is called the bucket point, denoted as $\mathbf{B}_l$, where $l$ is the bucket index and $l \in [1, 2^s - 1]$. 


The subtask result is exactly equal to the sum of all bucket points weighted by their bucket indexes, namely \( G_j = \sum_{i=1}^{2^s-1} lB_i \). Next, it uses an efficient approach proposed in [BDLO12] to compute \( \sum_{i=1}^{2^s-1} lB_i \), as shown in Algorithm 2. In short, it starts by calculating a serial of new points \( M_l = \sum_{u=2^s-j}^{2^s-1} B_u \) with a recursive method given by the formula \( M_l = M_{l-1} + B_{2^s-j} \), where \( l \in [1, 2^s - 1] \) and the start point \( M_1 = B_{2^s-1} \). The subtask result \( G_j \) can be obtained by adding up all new points \( M_l \) via Formula (2).

\[
\sum_{l=1}^{2^s-1} M_l = \sum_{l=1}^{2^s-1} \sum_{u=2^s-l}^{2^s-1} B_u = \sum_{l=1}^{2^s-1} lB_l = G_j \quad (2)
\]

3) Compute the MSM result with the subtask results, namely \( Q = \sum_{j=1}^{\lceil \frac{2}{1}\rceil} 2^{(j-1)s} G_j \).

Specifically, it calculates a serial of new points \( T_u = \sum_{j=1}^{\lceil \frac{2}{1}\rceil} 2^{(j-1)s} G_{j+u-1} \) with an inverse recursive method via Formula (3), where \( u \in [1, \lceil \frac{2}{1}\rceil] \) and the end point \( T_{\lceil \frac{2}{1}\rceil} = G_{\lceil \frac{2}{1}\rceil} \). Finally, the MSM result \( Q \) is exactly equal to \( T_1 \). The computational costs of this recursive method are lower than that of using Formula (1) directly.

\[
T_u = 2^s T_{u+1} + G_u \quad (3)
\]

**Complexity.** For each subtask, it requires at most \( n \) PADDs to put all points into the buckets and \( (2^{s+1} - 2) \) PADDs to get the subtask result using Algorithm 2. In order to add the subtask results to the final result, a recursive method based on Formula (3) is used, which requires around \( s \) PDBLs and 1 PADD per subtask on average. Since there are \( \lceil \frac{2}{1}\rceil \) subtasks, the total computational costs of the Pippenger algorithm are around \( \lceil \frac{2}{1}\rceil (n + 2^{s+1}) \) PADDs plus \( \lambda \) PDBLs. Note that we skip the costs of scalar operations here because they are negligible compared to the costs of EC point operations.

### 2.4 Sparse Matrix

Sparse matrices have a significant impact on our work in improving the efficiency of zkSNARK. Here, we present their storage formats and the basic operations they support.

CSR format and ELL format are two of the most popular sparse matrix storage formats. Examples of these two formats are shown in Figure 5. The ELL format consists of three structures, Data, ColIndex, and RowLength. Specifically, the nonzero elements in the same row of the sparse matrix are stored in the same row of the Data. The ColIndex stores the column indices of these nonzero elements. All rows of the Data and ColIndex structures are padded to length RowSpace to meet the alignment requirement. The RowLength stores the number of the nonzero elements in each row of the sparse matrix. The CSR format also consists of three structures, Data, ColIndex, and RowPtr. The first two structures are the same as the two in the ELL format, except that they do not need to meet the alignment requirements. The RowPtr is an array of length RowNum + 1. Its \( i \)-th element encodes the cumulative number of nonzero elements up to the \( i \)-th row, where \( i \in [0, \text{RowNum}] \).

The basic operations supported by sparse matrices include sparse matrix transposition, sparse matrix-vector multiplication, and so on. Many well-studied GPU implementations [BG09, GD14, TDM+14] are available for speeding up sparse matrix basic operations, where they achieve high performance based on classical GPU optimization methods, including loop unrolling, load balancing, and coalescing memory accesses. Moreover, these GPU implementations have been deployed in many industrial libraries [NCVK10, DBOG14]. Therefore, converting other complex operations to basic sparse matrix operations is commonly a suitable and convenient choice to improve the efficiency of the computation.
2.5 Graphics Processing Units

Graphics Processing Units (GPUs) are many-core computing platforms that support the concurrent execution of multiple threads. A typical GPU consists of multiple Streaming Multiprocessors (SMs) and a global memory. Each SM includes multiple Scalar Processors (SPs), a shared memory, and several on-chip registers. These registers and various kinds of memory constitute the multiple memory hierarchy architecture of GPUs. The on-chip registers are the fastest memory component but have minimal storage capacity, while the global memory provides the largest storage capacity but is the slowest. The performance of the shared memory is between the on-chip registers and the global memory.

Another special thing about GPUs is their execution fashion. Warps instead of threads are the basic execution units on GPUs. Each warp consists of 32 threads and is scheduled by warp schedulers residing in SMs. Specifically, each warp scheduler maintains a list of active warps and picks a warp from the list on each cycle to execute an instruction. Threads in a warp can carry their own private data but have to execute the same instructions. This execution fashion is known as the Single Instruction Multiple Thread (SIMT).

3 A Faster Parallel MSM Algorithm

Multi-scalar multiplication (MSM) is defined as $Q = \sum_{i=1}^{n} k_i P_i$, where $k_i$ is a $\lambda$-bits scalar, $P_i$ is an EC point, and the pair $k_i P_i$ represents point scalar multiplication of $k_i$ and $P_i$. Due to MSM being the most time-consuming operation in zkSNARK, an efficient parallel MSM algorithm can greatly improve its efficiency. In this section, we introduce some naive parallel MSM approaches and present our proposed parallel MSM algorithm.

3.1 Some Naive Approaches

Thanks to the outstanding performance of the Pippenger algorithm, parallel MSM methods based on it have been experimentally shown to perform better than other MSM algorithms. Therefore, efficient industrial implementations [Lib14, Gna20, WZC+18, Bel15, Bel19] of MSM are now choosing to be based on this algorithm. Here, we briefly introduce three naive parallel Pippenger-based approaches and then give their computational costs.

Recall that in the Pippenger algorithm, it divides the original MSM task into $\left\lceil \frac{\lambda}{s} \right\rceil$ subtasks. The first naive approach leverages this feature. It parallelizes the MSM computation by the observation that all subtasks in the serial Pippenger algorithm can be performed simultaneously. Therefore, it arranges $\left\lceil \frac{\lambda}{s} \right\rceil$ threads to perform these subtasks simultaneously. After all threads obtain the subtask results, one of the threads adds these results to the final result based on Formula (3). However, this parallel algorithm at most
provides a speedup of \( \lceil \frac{s}{t} \rceil \), which is much less than the number of cores GPU provides. Therefore, it is not suitable for the GPU implementation of MSM. Note that \( \lambda \) typically ranges from 254 to 768, and \( s \) can be chosen at will.

The second naive approach is a more general parallel method. It decomposes the original MSM computation into \( t \) parts, where \( t \) is the total number of threads. Each part is a small-scale MSM computation, namely \( Q_j = \sum_{i=1}^{\hat{n}} k_j \tilde{n} + 1 \), where \( j \in [0, t-1] \) and \( \hat{n} = \frac{n}{t} \). Next, all threads perform the parallel Pippenger algorithm for their corresponding small-scale MSM computation. The final result \( Q = \sum_{j=1}^{t} Q_j \) can be obtained with the parallel sum algorithm. Recall that the advantage of the Pippenger algorithm is to compute large-scale MSMs. However, here it decomposes the large-scale MSM into multiple small-scale MSMs, which obviously weakens the advantage of the Pippenger algorithm.

The third naive approach combines the above two parallel algorithms. First, this algorithm decomposes the original MSM computation into \( \lceil \frac{s}{t} \rceil \) small-scale MSM computations similar to the second parallel algorithm. Next, for each small-scale computation, it schedules \( \lceil \frac{s}{t} \rceil \) threads to perform the first parallel algorithm. The final result can be obtained by adding up all results of the \( \lceil \frac{s}{t} \rceil \) small-scale computations. The performance of this algorithm is better than the above two algorithms in the case of high parallelism, but it still cannot achieve perfect linear speedup over the serial Pippenger algorithm, where perfect linear speedup means the parallel speedup ratio is equal to the number of execution threads.

**Complexity.** The computational costs of the first algorithm are around \( n + 2^{s+1} + \lceil \frac{s}{t} \rceil \) PADDs plus \( \lambda \) PDBLs for each thread when the number of threads \( t \) is larger than \( \lceil \frac{s}{t} \rceil \); the computational costs of the second algorithm are around \( \lceil \frac{s}{t} \rceil \left( \frac{n}{t} + 2^{s+1} \right) + \log t \) PADDs plus \( \lambda \) PDBLs for each thread; the computational costs of the third algorithm are around \( \lceil \frac{s}{t} \rceil \left( \frac{n}{t} + 2^{s+1} + \lceil \frac{s}{t} \rceil \right) + \log(\frac{n}{t} + 1) \) PADDs plus \( \lambda \) PDBLs for each thread. Note that we also skip the costs of scalar operations here because they are negligible compared to the costs of EC point operations.

### 3.2 Our Parallel MSM Algorithm

Our proposed parallel MSM algorithm is also inspired by the Pippenger algorithm. However, we do not use the parallel methods that decompose the large MSM computation into multiple smaller ones like the second and the third naive approaches, because decomposing the large MSM computation can weaken the advantage of the Pippenger algorithm. More specifically, we notice the advantage of the Pippenger algorithm only comes when there are a great amount of EC points placed into the same buckets and processed as a whole. The larger the scale of MSMs is, the more benefits this advantage brings. Thus, decomposing the large MSM computation is obviously unsuitable for the Pippenger-based MSM algorithm, which manifests an unsatisfiable increase in speedup with the increasing parallelism; see the comparison between the computational costs given in Section 2.3 and Section 3.1. So we need to find a parallel algorithm that processes the MSM computation from a global perspective.

Sparse matrices are excellent tools for integrating fragmented elements into a whole without consuming too much storage space. Hence, we propose a new parallel MSM algorithm with the help of sparse matrices to strengthen the advantage of the Pippenger algorithm. Our algorithm is well-suited for execution in GPUs and has nearly perfect linear speedup over the Pippenger algorithm. Below we give an overview of our algorithm and then present its details.

**Overview.** Given \( \lambda \)-bits scalars \( k_1, ..., k_n \) and base points \( P_1, ..., P_n \), we choose a window size \( s \) and convert the original MSM task to \( \lceil \frac{s}{t} \rceil \) subtasks like the Pippenger algorithm. Then, we compute each subtask \( \sum_{i=1}^{n} m_i P_i \). Specifically, as shown in Figure 6, we first divide EC points into \( t \) parts. For each part, we add and store the points with the
same scalar value into the same entry of a sparse matrix. This matrix is in ELL format with \( t \) rows and \( 2^s - 1 \) columns, where \( t \) is the total number of threads. After the above step is completed, we convert this sparse matrix from ELL format to CSR format and then transpose it. Next, we perform the sparse matrix-vector multiplication (SPMV) on the transposed matrix with a scalar vector whose elements are all equal to 1. The result is the EC point vector consisting of points \( B_1, ..., B_{2^s-1} \). Finally, we compute 

\[
\sum_{i=1}^{2^s-1} l_i B_i
\]

which is equal to the result of the subtask 

\[
\sum_{i=1}^{n} m_i P_i
\]  

Note that all the above steps can be parallelized with limited load imbalance. Details are described below and shown in Algorithm 3.

**Details.** Based on the Pippenger algorithm, we start by converting the original task \( Q = \sum_{i=1}^{n} k_i P_i \) into \( \lceil \lambda s \rceil \) subtasks \( G_j \), where \( s \) is the chosen window size as in the Pippenger algorithm and \( j \in [1, \lceil \lambda s \rceil] \). The relation between the original task and subtasks can be expressed by Formula (1). Next, we execute these subtasks serially. For each subtask, we do the following two steps:

1) Store all EC points \( P_i \) into a sparse matrix. We begin with generating an empty sparse matrix with \( t \) rows and \( 2^s - 1 \) columns, where \( t \) is the total number of threads. This sparse matrix is in ELL storage format and its RowSpace is \( \frac{t}{2} \). Here, we use the ELL storage format because it is efficient to store EC points in this format matrix parallelly. Specifically, as shown in the first step of Figure 6, we divide EC points into \( t \) parts. For each part, EC points with the same scalar value are added and stored in the same entry of a row by a thread. The column index of this entry is set to the scalar value. Note that the points corresponding to zero scalars have no effect on the final result and can be skipped.

2) Get an EC point vector, whose elements play a similar role as bucket points in the Pippenger algorithm. This EC point vector is donated as \( \overrightarrow{B}^{(j)}_{2^s-1} \), where \( j \) is the sequence number of the subtask. Firstly, we convert the sparse matrix from ELL format to CSR format and transpose it in parallel. The reason that we employ CSR format is to save space costs, since the alignment requirement of ELL format leads to additional space overhead for storing the matrix. Next, we add up all EC points that are in the same row of the transposed matrix. This operation is equivalent to performing the sparse matrix-vector multiplication on the matrix with a scalar vector whose elements are all equal to 1. The

![Figure 6: An simple example of our parallel MSM algorithm.](image-url)
Algorithm 3 Our Parallel MSM Algorithm

Require: A scalar vector $\vec{k}_n = [k_1, k_2, ..., k_n]$, whose elements are $\lambda$-bit scalars. A point vector $\vec{P}_n = [P_1, P_2, ..., P_n]$. A chosen window size $s$. The number of threads $t$. $\lceil \frac{n}{t} \rceil$ GPU streams $[stream_1, stream_2, ..., stream_{\lceil \frac{n}{t} \rceil}]$.

Ensure: $Q = \sum_{i=1}^{n} k_i P_i$

1: for $j \leftarrow 1$ to $\lceil \frac{n}{t} \rceil$ do // Convert the original task into $\lceil \frac{n}{t} \rceil$ subtasks.
2: row_num $\leftarrow t$; col_num $\leftarrow 2^s - 1$; row_space $\leftarrow \frac{n}{t}$
3: ell $\leftarrow$ GenELLMtx(row_num, col_num, row_space)
4: // m_i is a part of k_i used in this subtask
5: for $i \leftarrow 1$ to $n$ do in parallel with $t$ threads in stream_1
6: $m_i \leftarrow (k_i \gg (((j-1) \times s)) \& ((1 \ll s) - 1)$
7: end for
8: SynchronizeThreadsInStream(stream_1) // use the cudaStreamSynchronize function.
9: $\vec{m}_n$ $\leftarrow [m_1, m_2, ..., m_n]$
10: // Store EC points into the sparse matrix, as shown in the first step of Figure 6.
11: ell $\leftarrow$ pStoreECPoints(ell, $\vec{m}_n$, $\vec{P}_n$, stream_1)
12: csr $\leftarrow$ pELL2CSR(ell, $t$, stream_1)
13: csr $\leftarrow$ pTranspose(csr, $t$, stream_1)
14: $\vec{v}_t$ $\leftarrow [1, 1, ..., 1]_t$ // A scalar vector whose elements are all equal to 1.
15: $J_{j-1}^{(2)}$ $\leftarrow$ pSparseMatrixVectorMUL(csr, $\vec{v}_t$, $t$, stream_1)
16: end for
17: for $j \leftarrow 1$ to $\lceil \frac{n}{t} \rceil$ do in parallel
18: $G_j \leftarrow$ pBucketPointsReduction($J_{j-1}^{(2)}$, $t/\lceil \frac{n}{t} \rceil$, stream_j) // See Algorithm 4.
19: end for
20: // The following loop is to synchronize all $t$ threads launched in the above loop.
21: for $j \leftarrow 1$ to $\lceil \frac{n}{t} \rceil$ do
22: SynchronizeThreadsInStream(stream_j) // use the cudaStreamSynchronize function.
23: end for
24: $T_1^{\frac{1}{2}} \leftarrow G_1$
25: for $j \leftarrow (\lceil \frac{n}{t} \rceil - 1) \rightarrow 1$ do
26: $T_j \leftarrow 2^s T_{j+1} + G_j$ // Add $G_j$ to the final result with Formula (3).
27: end for
28: $Q \leftarrow T_1$
29: return $Q$

result is the EC point vector that we need. Note that the above parallel sparse matrix operations are well-studied [BG09, GD14, TDM+14].

After obtaining the EC point vectors of all subtasks, we schedule $t/\lceil \frac{n}{t} \rceil$ threads for each subtask to compute the sum of all points $B_{l}^{(j)}$ weighted by their indexes $l$ with Algorithm 4, whose results are exactly equal to the subtask results, namely $G_j = \sum_{l=1}^{t-1} l B_{l}^{(j)}$. Finally, we can get the final result $Q$ by adding all subtask results based on Formula (3).

To guarantee correct calculations in Algorithm 3 and Algorithm 4, we use stream barriers, implemented by the cudaStreamSynchronize function, to synchronize all launched threads. These barriers in our algorithm provide the same functionality as global barriers while maintaining compatibility with the multi-stream technology used in Section 4.4. Although these barriers force the program to wait until all threads finish their tasks, the overhead is limited due to the nearly even distribution of workload across threads. In addition, $n$ and $\lceil \frac{n}{t} \rceil$ are not required to be multiples of the warp size, thanks to these stream barriers.
Algorithm 4 pBucketPointsReduction

Require: EC point vectors $\mathbf{B}_{2^s-1} = [\mathbf{B}_1, \mathbf{B}_2, ..., \mathbf{B}_{2^s-1}]$. The number of threads $t$. A GPU stream stream.

Ensure: An EC point $\mathbf{G} = \sum_{i=1}^{2^s-1} \mathbf{B}_i$.

1: $\xi \leftarrow \text{GetThreadID}()$ // Thread ID, $\xi \in [1, t]$.
2: // Divide $2^s - 1$ vector elements into $t$ parts. Each part has $r$ EC points.
3: $r \leftarrow (2^s - 1)/t$
4: for $l \leftarrow 1$ to $r$ do
5:   if $l \neq 1$ then
6:     $\mathbf{M}_{(\xi-1)r+l} \leftarrow \mathbf{M}_{(\xi-1)r+l-1} + \mathbf{B}_{\xi r+1-l}$
7:     $\mathbf{S}_\xi \leftarrow \mathbf{S}_\xi + \mathbf{M}_{(\xi-1)r+l}$
8:   else
9:     $\mathbf{M}_{(\xi-1)r+l} \leftarrow \mathbf{B}_{\xi r}$
10:    $\mathbf{S}_\xi \leftarrow \mathbf{M}_{(\xi-1)r+l}$
11:   end if
12: end for
13: // After completing the above loop,
14: $\mathbf{S}_1 \leftarrow \mathbf{B}_{(\xi-1)r+1} + r\mathbf{B}_{(\xi-1)r+2} + ... + r\mathbf{B}_{(\xi-1)r+r}$
15: $\mathbf{M}_r \leftarrow \mathbf{B}_{(\xi-1)r+1} + \mathbf{B}_{(\xi-1)r+2} + ... + \mathbf{B}_{(\xi-1)r+r}$
16: $\mathbf{S}_\xi \leftarrow \mathbf{S}_\xi + ((\xi - 1)r)\mathbf{M}_r$
17: $\text{SynchronizeThreadsInStream}(\text{stream})$ // use the cudaStreamSynchronize function.
18: $\mathbf{S}_t \leftarrow \lfloor \mathbf{S}_1, \mathbf{S}_2, ..., \mathbf{S}_t \rfloor$
19: $\mathbf{G} \leftarrow \text{pSum}(\mathbf{S}_t, t, \text{stream})$ // $\mathbf{G} = \mathbf{S}_1 + \mathbf{S}_2 + ... + \mathbf{S}_t$
20: return $\mathbf{G}$

Complexity. The computational costs of storing EC points into the sparse matrix and the computational costs of the sparse matrix-vector multiplication vary with the scalar vector $\mathbf{k}_n$. However, the total computational costs of these two parts are fixed. They are at most $\lceil \frac{n}{2} \rceil$ PADDs in total, and thus each thread needs to perform $\lceil \frac{n}{2} \rceil (\lceil \frac{n}{2} \rceil)$ PADDs on average. PMULT is not needed because all elements of the vector used in the matrix-vector multiplication are equal to 1. Note that the computational load on each thread may be imbalanced here, because a naive sparse matrix-vector multiplication (SPMV) method cannot guarantee the workload of each thread is the same. Fortunately, this problem can be mitigated with our proposed SPMV approach, as shown in Section 4.1. After obtaining the EC point vectors of all subtasks, it requires at most $\lceil \frac{n}{2} \rceil (\lceil \frac{n}{2} \rceil - 1) + s + \log t$ PADDs and $s$ PDBLs for each thread to get subtask results with Algorithm 4. Finally, in order to add subtask results to the final result, a recursive method implied by Formula (3) is used, which takes less than $\lceil \frac{n}{2} \rceil$ PADDs and $\lambda$ PDBLs. Therefore, the total computational costs for each thread are around $\lceil \frac{n}{2} \rceil (\lceil \frac{n}{2} \rceil + 2^{s+1}) + s + \log t$ PADDs plus $\lambda + s$ PDBLs. The values of $s$ and $\log t$ are both small. Therefore, our MSM algorithm has nearly perfect linear speedup over the Pippenger algorithm, whose computational costs are around $\lceil \frac{n}{2} \rceil (n + 2^{s+1})$ PADDs plus $\lambda$ PDBLs. Here we skip the computational costs of ELL-CSR format conversion and sparse matrix transpose because they only require some scalar operations and data movement operations, whose costs are negligible compared to the costs of EC point operations.

4 An Efficient GPU Implementation of zkSNARK

This section presents cuZK, an efficient GPU implementation of zkSNARK targeting the selected Groth’s protocol. Here, we also need to mention that our techniques are adapted to similar zkSNARK protocols, especially for the protocols [GGPR13, GM17, GWC19, ...]
that require the multi-scalar multiplication operation. Below, we present the GPU implementations of three time-consuming operations in Groth’s protocol, namely multi-scalar multiplication in Section 4.1, matrix-vector multiplication in Section 4.2, and number-theoretic transform in Section 4.3. Then, the overall dataflow of cuZK is given in Section 4.4.

## 4.1 Multi-scalar Multiplication on GPUs

Here, we implement the parallel MSM algorithm proposed in Section 3.2 and provide further optimizations to make it suitable for running on GPUs. Below, we present crucial parts of our GPU implementation.

### Choose an optimal window size:
Recall that our parallel MSM algorithm requires choosing a window size $s$. The relationship between the computational costs of our MSM algorithm and the window size $s$ is given in the complexity part of Section 3.2 by the formula $\lceil \lambda s \rceil (nt + 2s + 1) + s + \log t \text{ PADDs} + \lambda + s \text{ PDBLs}$, where $n$ is the scale of MSM, $\lambda$ is the number of scalar bits, $t$ is the number of parallel threads, and $s$ is the window size.

To simplify the analysis, we assume that the computational costs of PADD and PDBL are equivalent. By making this assumption, we can treat the above formula as a mathematical function, where the window size $s$ serves as the independent variable. Therefore, after fixing the MSM parameters and the number of parallel threads (equal to the GPU core count), we determine the optimal window size $s$ by traversing all feasible window sizes and finding the one for which our MSM algorithm has the minimum computational costs. For example, when computing MSM with the number of scalar bits $\lambda = 255$ and the scale $n = 2^{20}$ in a V100 card with 5,120 GPU cores, we can explore window sizes from 1 to 255 and find the value $s = 16$ that makes the above function of the computational costs having the minimum value. Note that this step of finding the optimal window size can be performed offline without affecting the performance of the MSM computation.

### Put EC points into a sparse matrix:
First, we allocate space for a sparse matrix of ELL format on the global memory so that every thread can access this matrix. Then, each thread should have stored EC points into the sparse matrix as in Figure 6. However, in practice, what each thread store in the sparse matrix is not the EC points themselves but their indexes in the EC point vector. Roughly, each EC point typically has hundreds of bits, while the index size is the logarithm of the vector scale, only tens of bits. Thus, this step significantly saves the device storage costs.

### Format conversion and transposition for the sparse matrix:
As mentioned in Algorithm 3, the next step we need to perform is converting the sparse matrix to the CSR format and then transposing it in parallel. Format conversion is straightforward. We only need to remove the empty positions of Data and ColIndex for row alignment. RowPtr in the CSR format is actually the prefix sum of RowLength in the ELL format.

Next, for the sparse matrix transposition, there are various existing efficient GPU implementations. For example, a scheme based on radix sort performs well. For convenience, we refer to this scheme as the sort-based scheme. Actually, this sort-based scheme also appears in two MSM implementations [Yrr22, Mat22], which are both concurrent works with this paper. The main difference is that they do not abstract the sort-based scheme into a sparse matrix transpose or decouple it from the MSM algorithm, while our work views this sort-based scheme as a concrete scheme for the sparse matrix transpose, that is, we can easily replace it with a faster sparse matrix transpose scheme in the future.

As we currently implement this sorting-based scheme as well, we give its details below. First, we get the row positions of elements in the sparse matrix using RowPtr and store those positions in a new structure RowIndex. Then we sort the triplet $<\text{ColIndex}, \text{Data}, \text{RowIndex}>$ with ColIndex as the sorting key. The sorted Data is the Data of the transpose matrix and the sorted RowIndex is the ColIndex of the transpose matrix. The RowPtr of
the transpose matrix can be obtained by performing run-length encoding and prefix sum operation to the sorted \texttt{ColIndex}.

**Fetch EC points from host memory:** Afterward, we fetch the corresponding EC points from host memory to device memory according to the indices stored in the matrix. A naive method of moving EC points from host memory to device memory takes much time on data transfer. Fortunately, its latency overhead can be almost eliminated by overlapping CPU-GPU data transfer and device computing based on the multi-streaming technique. The details of the overlap are described in Section 4.4.

**Perform sparse matrix-vector multiplication:** We sum up the EC points that are in the same row of the transposed matrix. The summation step is actually equivalent to performing parallel sparse matrix-vector multiplication (SPMV) on the matrix with a scalar vector whose elements are all equal to 1. This step may introduce severe thread load imbalance due to the different lengths of the matrix rows. To overcome load imbalance, we propose a GPU-based SPMV implementation called CSR-Balanced.

Specifically, CSR-Balanced overcomes load imbalance by dynamically scheduling different numbers of threads to work on different matrix rows. It first sorts the matrix rows and divides them into different groups based on the row lengths. Then, it only allows GPU warps instead of individual threads to work across these groups, and thus all threads in a GPU wrap have to work in the same group. This step guarantees that the workload of all threads in a warp is almost balanced because rows in the same group have similar lengths. Next, in order to balance the workload of each warp, CSR-Balanced schedules different numbers of warps for groups according to the proportion of non-zero matrix entries in each group so that the number of non-zero entries that each warp works on is similar. The additional overhead of this method is the sorting costs, which are negligible compared to the costs of EC point operations. Note that CSR-Balanced cannot be used in SPMV for regular scalar operations because the sorting costs are relatively high compared to the costs of regular scalar operations.

**Bucket point reduction:** In this part, we follow the description in Algorithm 4. The only crucial part we need to be mentioned is the parallel sum operation. It is a basic reduction operation commonly used in parallel programming to add up all vector elements and is deployed in various GPU libraries. Specifically, the parallel summation operation adopts the tree reduction method. First, \( t/2 \) threads are required to add (PADD) \( t \) EC points (two elements per thread) and then recursively halve the number of threads to add the previous step’s results until a single aggregate is obtained. This single aggregate is the sum of \( t \) EC points.

**Multi-GPU implementation:** The efficiency of MSM can be further accelerated with multiple GPUs. We give the multi-GPU implementation of our MSM algorithm. Recall that our parallel MSM algorithm decomposes the original MSM task into multiple subtasks. Therefore, for multi-GPU implementation, we assign these subtasks to GPUs evenly. GPUs use the same implementation following the operations described above to calculate the subtask results. Once these subtask results are obtained, all GPUs transfer them to a single GPU. Communication between GPUs can be performed either by using the CPU memory as an intermediate transfer station or through Nvidia NVLink for direct GPU-GPU transfer. Nvidia NVLink is a wire-based interconnect technology, and it enables direct GPU-GPU data transfer by employing the unified memory or using memory management functions such as \texttt{cudaMemcpyPeer} and \texttt{cudaMemcpy} with the \texttt{cudaMemcpyDeviceToDevice} flag. All these methods only work after the \texttt{cudaDeviceEnablePeerAccess} function is performed. Finally, the GPU that receives all subtask results adds them up to get the final result using Formula (3). Alternatively, since the last step involving Formula (3) is executed serially, we can also opt to transfer all subtask results obtained on GPUs to the CPU memory through functions like \texttt{cudaMemcpy} with \texttt{cudaMemcpyDeviceToHost} flag. Then, the CPU adds these results to get the final result. Note that each subtask result is an
Figure 7: The butterfly diagram for an 8-point NTT. B represents the butterfly operation.

EC point, which only has hundreds of bits. Therefore, our multi-GPU implementation does not introduce substantial additional transfer overhead compared to our single-GPU implementation.

4.2 Matrix-vector Multiplication on GPUs

In Groth’s protocol, matrix-vector multiplication (MUL) operates on the R1CS matrix that is compiled from the function to be proved, as shown in Section 2.1. The computational costs of MUL mainly depend on the scale of the matrix it operates on. In real-world applications, the R1CS matrix is commonly very large but sparse. For example, in Filecoin [BG17], only less than 0.1% the matrix entries are non-zero. Therefore, we choose the CSR storage format to store the R1CS matrix. This step helps to reduce the storage costs and move the whole RICS matrix to the GPU memory.

After the RICS matrix is moved into the GPU memory, we perform the MUL computation with the parallel schemes for the sparse matrix. There are many parallel sparse matrix-vector multiplication (SPMV) schemes, including CSR-Scalar [Gar08], CSR-Vector [BG09], and CSR-Balanced proposed in Section 4.1. However, none of these schemes can be suitable for sparse matrices with different characteristics. For example, CSR-Scalar arranges each thread to work on each row of the sparse matrix. This scheme may cause severe load imbalance when the variance of matrix row lengths is very large. Therefore, we cannot choose only one static parallel scheme for the MUL computation.

In our MUL implementation, we employ different SPMV schemes for different R1CS matrices. For a specific R1CS matrix, we first count out characteristics of the R1CS matrix, such as the variance and mean of its row lengths. Then, we choose CSR-Scalar for the R1CS matrix with small variance and small mean, CSR-Vector for the R1CS matrix with small variance and large mean, and CSR-Balanced for the R1CS matrix with large variance. The above method can avoid the drawbacks of these parallel SPMV schemes. In addition, the operation for the sort operation existing in CSR-Balanced and the matrix characteristics calculation can actually be performed offline because the R1CS matrix that MUL operates on is infinitely reusable for the function to be proved. Therefore, this method does not introduce additional overhead for the MUL computation online.

4.3 Number-theoretic Transform on GPUs

The number-theoretic transform (NTT) is essentially discrete fourier transform (DFT) over finite fields. It is defined as the transform between two $N$-sized vectors $\overrightarrow{a}_N \overset{\text{def}}{=} \text{NTT}(\overrightarrow{a}_N)$ with their elements $a'_i = \sum_{j=0}^{N-1} a_j \omega_N^{ij}$, where $a'_i$ and $a_j$ are $\lambda$-bits scalars in a finite field and $\omega_N$ is the $N$th root of unity in the same field. The exponents of $\omega_N$ are called twiddle factors. The inverse number-theoretic transform (INTT) is the inverse transformation of
NTT. It can be easily completed by NTT with different twiddle factors. Actually, NTT is a critical module commonly used in cryptography. Therefore, there are many efficient GPU implementations [KJPA20, GXW21] that have been developed for its computation. For instance, a state-of-the-art implementation can be found in [GJCC20], which was originally used in post-quantum encryption algorithms. Actually, we can easily retrofit this NTT implementation so that it is adapted to the setting of zkSNARK.

For more details, similar to the standard DFT algorithms [CT65], we decompose the overall computation of NTT into \( \log N \) stages, where each stage requires \( N/2 \) butterfly operations [Opp99]. A single butterfly operation performs reading two input values, processing input values, and storing results. Figure 7 shows an example of the butterfly diagram for an 8-point NTT. We can see that the butterfly operations at each stage are independent. Therefore, we can parallelize NTT by launching \( N/2 \) threads to perform these butterfly operations concurrently. Note that we hold the results at the intermediate stages in the global memory of GPUs because faster registers and shared memory are not large enough to accommodate these intermediate results in zkSNARK. The final results of NTT are exactly the results at the last stage.

### 4.4 Overall Dataflow of cuZK

With our self-designed MSM and MUL parallel schemes and the well-studied NTT parallel scheme, we have achieved the parallelization of all zkSNARK operations. Moreover, these parallel schemes are well-suitable for execution on GPUs. Therefore, to make the best use of these parallel schemes, we perform all operations of zkSNARK on GPUs, which additionally eliminates redundant CPU-GPU data transfer. Note that these operations also include the operations with small computational costs, like variable initialization. We can perform them with small kernels that only launch one thread. These small kernels have very little impact on the overall performance due to their small computational costs. As a result, only three storage modules need to be sent to GPUs, namely the R1CS instance, the function inputs, and the prover key. We overlap data transfer and device computation using the multi-streaming technique to further reduce the latency overhead caused by CPU-GPU data transfer. Dataflow is shown below.

We first transmit the R1CS instance and the function inputs from CPU to GPU. As stated in Section 2.1, the R1CS instance consists of three matrices in CSR format, and the function inputs make up a vector whose elements include all intermediate results of the compiled function. Due to the above two storage modules being required by the MUL operation, the first operation performed in the proof generation step, we have to finish this transfer before the device computation begins. Another essential storage module, the prover key, consists of multiple large-scale EC point vectors and thus is very large.

![Figure 8: Timeline for the execution of cuZK.](image-url)
Table 1: Hardware Configuration of Testbeds.

<table>
<thead>
<tr>
<th>Testbeds</th>
<th>V100</th>
<th>G3060</th>
<th>VU9P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Tesla V100</td>
<td>GTX 3060</td>
<td>UltraScale+ VU9P</td>
</tr>
<tr>
<td>Platform</td>
<td>GPU</td>
<td>GPU</td>
<td>FPGA</td>
</tr>
<tr>
<td>Core Count</td>
<td>8 × 5120</td>
<td>3584</td>
<td>/</td>
</tr>
<tr>
<td>Clock</td>
<td>1.24 GHz</td>
<td>1.32 GHz</td>
<td>0.28 GHz</td>
</tr>
<tr>
<td>Host (CPU)</td>
<td>Xeon(R) Platinum 8260</td>
<td>Ryzen 3700X</td>
<td>Xeon(R) E5-2686</td>
</tr>
<tr>
<td>CPU Cores</td>
<td>2 × 24</td>
<td>8</td>
<td>8 (vCPU)</td>
</tr>
<tr>
<td>CPU Freq.</td>
<td>2.40 GHz</td>
<td>3.60 GHz</td>
<td>2.30 GHz</td>
</tr>
<tr>
<td>OS</td>
<td>CentOS 7.8</td>
<td>Ubuntu 20.04</td>
<td>Amazon Linux 2</td>
</tr>
</tbody>
</table>

Table 2: Some Baseline Implementations.

<table>
<thead>
<tr>
<th>Implementations</th>
<th>Platform</th>
<th>Multi-PUs</th>
<th>Supported Operations</th>
<th>Optional Elliptic Curves</th>
</tr>
</thead>
<tbody>
<tr>
<td>cuZK (ours)</td>
<td>GPU</td>
<td>✓</td>
<td>Groth</td>
<td>BLS12-381, MNT4753, BLS12-377</td>
</tr>
<tr>
<td>Bellperson [Bel19]</td>
<td>GPU</td>
<td>✓</td>
<td>Groth</td>
<td>BLS12-381</td>
</tr>
<tr>
<td>Mina [Min19]</td>
<td>GPU</td>
<td>×</td>
<td>Groth</td>
<td>MNT4753</td>
</tr>
<tr>
<td>Yrrid [Yrr22]</td>
<td>GPU</td>
<td>×</td>
<td>MSM</td>
<td>BLS12-377</td>
</tr>
<tr>
<td>MatterLab [Mat22]</td>
<td>GPU</td>
<td>×</td>
<td>MSM</td>
<td>BLS12-377</td>
</tr>
<tr>
<td>Bellman [Bel15]</td>
<td>CPU</td>
<td>×</td>
<td>Groth</td>
<td>BLS12-381</td>
</tr>
<tr>
<td>Hardcaml [Har22]</td>
<td>FPGA</td>
<td>×</td>
<td>MSM, NTT</td>
<td>BLS12-377</td>
</tr>
</tbody>
</table>

(1) This label represents whether these implementations support multi-CPU/GPU execution or not.
(2) This label represents the operations supported by these implementations, where Groth represents all operations in Groth’s protocol.

In size. Moving the prover key to GPUs takes a lot of time and also occupies a large amount of GPU memory resources. Therefore, we choose to overlap its transfer and device computation with the multi-streaming technique. As shown in Figure 8, we overlap the MULs and NTTs computation with the first MSM-required EC points transfer, the first MSM computation with the second MSM-required EC points transfer, the second MSM computation with the third MSM-required EC points transfer, up to the second-to-last MSM computation with the last MSM-required EC points transfer. Moreover, in order to save storage costs and adapt to large-scale MSM, cuZK frees the corresponding memory when the whole EC point vector or its some elements is no longer used. This overlapping approach eliminates almost all latency overhead caused by the data transfer of the prover key. Finally, the proof can be obtained by simply processing the results of MSM.

5 Evaluation

In this section, we first give our experimental setting in Section 5.1. Then, the evaluation results are presented. Specifically, we give the benchmark results for our MSM implementation in Section 5.2. This aims to show the improvement that our parallel MSM algorithm provides exclusively. Next, the overall performance of cuZK is shown in Section 5.3.

5.1 Experimental Setup

We perform the experiments on three testbeds: 1) V100, 2) G3060, and 3) VU9P, whose hardware configurations are shown in Table 1. The testbed V100 is equipped with an
Intel(R) Xeon(R) Platinum 8260 CPU chip and eight Nvidia Tesla V100 GPU cards. All GPU cards are connected with Nvidia NVLink, which is a near-range efficient interconnect supported by physical wires. After the `cudaDeviceEnablePeerAccess` function is performed, NVLink facilitates direct GPU-GPU data transfer by employing the unified memory or using memory management functions such as `cudaMemcpyPeer` and `cudaMemcpy` with the `cudaMemcpyDeviceToDevice` flag. This feature can be used for the method that directly transfers the subtask results from multiple GPUs to a single GPU in our multi-GPU implementation part of Section 4.1. Our experiments on multi-GPU systems are executed on the testbed V100. The testbed G3060 is only equipped with an AMD Ryzen 3700X CPU chip and an Nvidia GeForce GTX 3060 GPU card. Its CPU-GPU data transfer is completed through PCI-E. The testbed VU9P is for testing the state-of-the-art FPGA implementation. It is on Amazon EC2 using the f1.2xlarge instance, which is equipped with a Xilinx UltraScale+ VU9P FPGA card.

Table 2 gives baseline implementations that we compare in this paper. They are all state-of-the-art works achieving high efficiency on certain hardware, including GPU [Bel19, Min19, Yrr22, Mat22], CPU [Bel15], and FPGA [Har22]. PipeZK [ZWZ+21] is another recent work that provides an ASIC acceleration solution for Groth’s protocol. However, its original measurements are via simulation of ASIC without a physical chip. In addition, the primary advantage of PipeZK is accelerating small-scale zkSNARK applications, while our scheme is for relatively large-scale ones. Therefore, for these different experimental setups, we do not use PipeZK as our comparator.

Note that the difference in hardware resources can significantly affect comparison results. Therefore, in order to make comparisons in a relatively fair manner, we ensure that comparisons of GPU implementations are performed in the same testbed. For comparisons between GPU and CPU implementations, we choose to perform them in the testbed G3060, where GPU/CPU chips are at a similar price. We choose to perform [Har22] on Amazon EC2 because its source code is deeply bound to this platform.

5.2 Evaluating the MSM implementation

In this section, we present the performance results of our MSM implementation. This aims to show the improvement that our parallel MSM algorithm provides exclusively. We evaluate the baseline implementations and our MSM implementation with various hardware devices. For the evaluations with our multi-GPU implementation, there are two methods for getting the final result from the subtask results. We employ the second method that transfers the subtask results from GPUs to the CPU memory. This method slightly outperforms the first method that transfers the subtask results from GPUs to a single GPU with NVLink, because the single-core performance of CPU is stronger than that of GPU with Formula (3) being executed serially. For the window size $s$ used in our experiments, we determine it with an offline method that outputs the optimal window size $s$, minimizing the computational costs of our MSM algorithm. Section 4.1 provides details on this offline method and the above two methods for our multi-GPU implementation.

Below we give the evaluation results.

Table 3 provides the evaluation results on systems with a single CPU/GPU/FPGA card, where the execution time is given straightforwardly and the speedup over other MSM implementations is appended below the execution time. Here, we perform these implementations with different elliptic curves due to the limitation of their optional elliptic curves. We choose the curve MNT4753 for Mina, BLS12-381 for Bellperson and Bellman, and BLS12-377 for Hardcaml. To conclude, we achieve a speedup of up to $11.44 \times$ over the CPU implementation addressed in Bellman and a speedup of up to 18.48 $\times$ over the FPGA implementation addressed in Hardcaml. For the GPU implementations, our scheme has a speedup of up to 18.75 $\times$ and 2.29 $\times$ over Mina and Bellperson, respectively. Note that the performance of the MSM implementation addressed in Mina is relatively terrible because
Table 3: Execution time (millisecond) and speedup for MSM implementations with different MSM scales on systems with a single CPU/GPU/FPGA card.

<table>
<thead>
<tr>
<th>Size</th>
<th>MNT4753 Mina (V100)</th>
<th>BLS1-381 Bellperson (V100)</th>
<th>BLS12-377 Bellman (3700X)</th>
<th>Hardcaml (V100)</th>
<th>cuZK (V100)</th>
<th>cuZK (V100)</th>
<th>Bellman (3700X)</th>
<th>Hardcaml (V100)</th>
<th>cuZK (V100)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2^19</td>
<td>8701 732 (11.89×)</td>
<td>241 116 (2.08×)</td>
<td>1235 133 (9.29×)</td>
<td>499 27 (18.48×)</td>
<td>27</td>
<td>241 116 (2.08×)</td>
<td>1235 133 (9.29×)</td>
<td>499 27 (18.48×)</td>
<td>27</td>
</tr>
<tr>
<td>2^20</td>
<td>16071 1163 (13.82×)</td>
<td>409 188 (2.18×)</td>
<td>2391 236 (10.13×)</td>
<td>540 47 (11.49×)</td>
<td>90</td>
<td>409 188 (2.18×)</td>
<td>2391 236 (10.13×)</td>
<td>540 47 (11.49×)</td>
<td>90</td>
</tr>
<tr>
<td>2^21</td>
<td>31789 1960 (16.22×)</td>
<td>727 331 (2.20×)</td>
<td>4795 419 (11.44×)</td>
<td>620 90 (6.89×)</td>
<td>752 (4.56×)</td>
<td>727 331 (2.20×)</td>
<td>4795 419 (11.44×)</td>
<td>620 90 (6.89×)</td>
<td>752 (4.56×)</td>
</tr>
<tr>
<td>2^22</td>
<td>62344 3608 (17.28×)</td>
<td>1301 578 (2.25×)</td>
<td>6375 759 (8.40×)</td>
<td>780 171 (3.51×)</td>
<td>1986 (4.64×)</td>
<td>1301 578 (2.25×)</td>
<td>6375 759 (8.40×)</td>
<td>780 171 (3.51×)</td>
<td>1986 (4.64×)</td>
</tr>
<tr>
<td>2^23</td>
<td>124429 6635 (18.75×)</td>
<td>2637 1154 (2.29×)</td>
<td>12559 1462 (8.59×)</td>
<td>1094 312 (3.51×)</td>
<td>3374 (4.64×)</td>
<td>2637 1154 (2.29×)</td>
<td>12559 1462 (8.59×)</td>
<td>1094 312 (3.51×)</td>
<td>3374 (4.64×)</td>
</tr>
</tbody>
</table>

Table 4: Execution time (millisecond) and speedup for MSM implementations with different MSM scales on systems with multiple GPUs.

<table>
<thead>
<tr>
<th>Size</th>
<th>1 × V100</th>
<th>2 × V100</th>
<th>4 × V100</th>
<th>8 × V100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bellperson</td>
<td>cuZK</td>
<td>Bellperson</td>
<td>cuZK</td>
<td>Bellperson</td>
</tr>
<tr>
<td>2^20</td>
<td>409 188 (2.18×)</td>
<td>243 101 (2.41×)</td>
<td>117 52 (2.25×)</td>
<td>62 29 (2.14×)</td>
</tr>
<tr>
<td>2^22</td>
<td>1301 578 (2.25×)</td>
<td>730 311 (2.35×)</td>
<td>415 160 (2.59×)</td>
<td>241 82 (2.94×)</td>
</tr>
<tr>
<td>2^24</td>
<td>5609 2059 (2.72×)</td>
<td>2683 1103 (2.43×)</td>
<td>1308 573 (2.28×)</td>
<td>785 297 (2.64×)</td>
</tr>
<tr>
<td>2^26</td>
<td>21772 7602 (2.86×)</td>
<td>11337 3977 (2.85×)</td>
<td>5774 2367 (2.44×)</td>
<td>3324 1193 (2.79×)</td>
</tr>
</tbody>
</table>

it employs a Straus-based parallel MSM algorithm [Str64], which cannot perform as well as Pippenger-based algorithms when the scale of MSM is large.

We also evaluate our MSM with the different number of threads to demonstrate that our MSM algorithm is adapted to the high parallelism provided by GPUs. As shown in Figure 9, the throughput of our MSM grows almost linearly with the number of threads until the thread number exceeds the GPU core number. Note that we perform the experiment in the testbed V100, where each GPU card has 5,120 cores.

Table 4 gives their execution times on systems with multiple GPUs. Here we only compare with Bellperson because it is the only baseline implementation that supports multi-GPU execution. Our MSM yields up to 2.86× (1GPUs), 2.85× (2GPUs), 2.59× (4GPUs), 2.94× (8GPUs) speedup over that in Bellperson. Here, our multi-GPU implementation shows a little non-linear acceleration with the number of GPUs. This is caused by the number of subtasks \( \left\lceil \frac{\lambda}{s} \right\rceil \) (e.g., \( \left\lceil \frac{255}{20} \right\rceil = 13 \)) being non-divisible by the number of GPUs. For example, two GPUs are assigned to 6 and 7 subtasks respectively, while four GPUs are assigned to 3, 3, 3, and 4 subtasks respectively. Therefore, it requires 7 blocks of time for 2 GPUs and 4 blocks of time for 4 GPUs (non-linear).

Next, we present the comparison results between our scheme and the two most recent GPU implementations, namely [Yrr22] and [Mat22]. These two implementations use a similar approach and both are concurrent works with our scheme. In Table 5, we show the difference and our advantages over them. First, these two implementations require a pre-computation step, while our scheme does not. The pre-computation method is used to reduce the running time by precomputing a series of EC points and treating them as other base points in MSM, as shown in [LFG23]. Note that the number of precomputed points is multiple times greater than the original base points. Therefore, storing these points in
Figure 9: Throughput for our MSM scheme with the different number of execution threads.

Table 5: Execution time (millisecond) and storage cost for our MSM implementation and two concurrent works with $2^{24}$ MSM scale in Nvidia GeForce RTX 3090 Ti.

<table>
<thead>
<tr>
<th>Imple.</th>
<th>Precompute time</th>
<th>Storage</th>
<th>MSM time (random scalars)</th>
<th>MSM time (clustered scalars)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yrrid</td>
<td>3117</td>
<td>$6 \times 2^{24}$ EC points</td>
<td>180</td>
<td>7623</td>
</tr>
<tr>
<td>MatterLab</td>
<td>3857</td>
<td>$4 \times 2^{24}$ EC points</td>
<td>205</td>
<td>4640</td>
</tr>
<tr>
<td>cuZK</td>
<td>/</td>
<td>$1 \times 2^{24}$ EC points</td>
<td>226</td>
<td>246</td>
</tr>
</tbody>
</table>

(1) Here, the MSM computation with clustered scalars represents the scalars used in MSM only have 32 different values, which are not randomly distributed.

GPU memory and utilizing them at runtime can lead to a huge storage overhead, which is an obstacle for large-scale MSM computation. Second, these two implementations focus on accelerating MSM with random scalars, rather than MSM for zkSNARK like [Gro16], where the scalars are related to the proving function inputs and are normally non-random. Their execution time for MSM with non-random scalars is much longer than ours.

5.3 Evaluating the Overall Performance of cuZK

In this section, we give the overall performance of cuZK. Here, we evaluate the baseline implementation [Bel19] and cuZK with the BLS12-381 curve and perform all experiments on the testbed V100 using single or multiple GPU cards. We omit the corresponding results of another GPU implementation Mina [Min19] for simplicity because its performance is much worse than [Bel19].

Table 6 gives the execution times of the baseline implementation and cuZK on several GPUs across various constraint scales ($S$). The experimental results show that cuZK has advantages in both individual operations and overall performance. It provides speedups of up to $203.59 \times$, $2.55 \times$, $16.06 \times$ for MUL, MSM and GPU-CPU data transfer operations, respectively. The overall performance of cuZK achieves over $2.65 \times$ (1GPU), $3.02 \times$ (2GPU), $3.53 \times$ (4GPU) speedup. Below we give a deeper insight into our experimental results.

First, we notice other GPU implementations like [Bel19] and [Min19] underestimate computational costs of the MUL operation. They choose to perform the MUL operation on CPU, which can significantly hinder the overall performance. Our approach of offloading the MUL module into GPUs greatly improves its performance. Second, the speedup of our MSM module over [Bel19] is consistent with the results described in Section 5.2. This illustrates that our MSM is well compatible with Groth’s protocol. Note that there are multiple MSM operations in Groth’s protocol, and their corresponding scalars are not uniformly distributed. Third, our data transfer time drops by an order of magnitude. This
Table 6: Execution time (millisecond) for Bellperson and cuZK on several GPUs across various constraint scales ($S$).

<table>
<thead>
<tr>
<th>$S$</th>
<th>Bellperson [Bel19]</th>
<th>cuZK (ours)</th>
<th>Speedup$^{(4)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MUL$^{(1)}$ MSM DT$^{(2)}$ Proof$^{(3)}$</td>
<td>MUL$^{(1)}$ MSM DT$^{(2)}$ Proof$^{(3)}$</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>207 1903 202 2623</td>
<td>2.62 904 17 983</td>
<td>2.67</td>
</tr>
<tr>
<td>2</td>
<td>427 3230 417 4448</td>
<td>4.07 1559 29 1679</td>
<td>2.65</td>
</tr>
<tr>
<td>4</td>
<td>947 5709 881 7956</td>
<td>5.66 2551 56 2758</td>
<td>2.88</td>
</tr>
<tr>
<td>8</td>
<td>1846 10044 1577 14196</td>
<td>10.05 4687 109 5075</td>
<td>2.80</td>
</tr>
<tr>
<td>16</td>
<td>3737 20559 3358 29126</td>
<td>19.02 9157 209 9909</td>
<td>2.94</td>
</tr>
<tr>
<td>2</td>
<td>208 1005 145 1685</td>
<td>2.24 478 15 555</td>
<td>3.03</td>
</tr>
<tr>
<td>4</td>
<td>422 1980 252 3086</td>
<td>3.94 786 24 902</td>
<td>3.42</td>
</tr>
<tr>
<td>8</td>
<td>923 3193 554 5146</td>
<td>5.49 1285 45 1479</td>
<td>3.50</td>
</tr>
<tr>
<td>16</td>
<td>1836 5952 1028 9499</td>
<td>9.97 2515 82 2875</td>
<td>3.30</td>
</tr>
<tr>
<td>2</td>
<td>3860 10357 2010 17170</td>
<td>18.96 4984 156 5683</td>
<td>3.02</td>
</tr>
<tr>
<td>4</td>
<td>206 556 116 1896</td>
<td>2.89 297 24 390</td>
<td>4.86</td>
</tr>
<tr>
<td>8</td>
<td>420 877 378 2345</td>
<td>4.11 431 45 577</td>
<td>4.06</td>
</tr>
<tr>
<td>16</td>
<td>920 1779 667 4062</td>
<td>6.02 698 89 945</td>
<td>4.30</td>
</tr>
<tr>
<td>2</td>
<td>1785 3081 1129 6899</td>
<td>10.30 1329 153 1763</td>
<td>3.91</td>
</tr>
<tr>
<td>4</td>
<td>3831 5686 1659 12119</td>
<td>19.50 2579 306 3431</td>
<td>3.53</td>
</tr>
</tbody>
</table>

$^{(1)}$ MUL in Bellperson is executed in CPU, while that in cuZK is executed in GPU.

$^{(2)}$ DT represents the execution time for CPU-GPU data transfer.

$^{(3)}$ Proof represents the execution time for the proof generation, which consists of operations including MUL, NTT, MSM, CPU-GPU data transfer, and other less critical operations.

$^{(4)}$ The speedup refers to the proof generation time in Bellperson divided by the proof generation time in cuZK.

is because we overlap all MSM-required EC points transfer with the device computation, as shown in Figure 8 and Section 4.4. Fourth, our superiority over the baseline implementation becomes more apparent as the number of GPU cards increases. This benefits from that our multi-GPU implementation does not have much overhead compared to our single-GPU implementation.

Finally, we evaluate cuZK in real-world applications to demonstrate its practicality. We choose to employ cuZK in a well-known GPU-accelerated cryptocurrency application, namely Filecoin [BG17]. We modify FileCoin by extracting the constraints (represented by R1CS) used for proving correct storage in Filecoin and then using cuZK as the backend to generate the proof. We measure and compare this proof generation time using Bellperson as the default backend and using cuZK as the new backend. As a result, cuZK provides a speedup of $2.18 \times$ over the original GPU implementation of Filecoin.

6 Conclusion

Summary. In this work, we present cuZK, an efficient GPU implementation of zkSNARK. It achieves high performance with the following approaches. First, cuZK adopts a new parallel MSM algorithm. This algorithm converts the major operations used in the Pippenger algorithm to a series of basic sparse matrix operations, which leads to it adapting to the high parallelism provided by GPUs and having nearly perfect linear speedup over the Pippenger algorithm. Second, we parallelize and perform the MUL operation of zkSNARK in GPUs. Along with our self-designed MSM parallel scheme and well-studied NTT parallel scheme, cuZK achieves the parallelization of all computational
zkSNARK operations. Third, we reduce the latency overhead caused by CPU-GPU data transfer by overlapping data transfer and device computation. In addition, redundant data transfer is not needed as it is automatically eliminated in cuZK when we perform all zkSNARK operations on GPUs. As a result, our evaluation shows cuZK has a considerable speedup over other state-of-the-art GPU implementations of zkSNARK.

**Further work.** Our work can be extended to other ZKP protocols that require MSM, MUL, and NTT. However, it is impossible to extend our techniques to all ZKP protocols. In the future, we plan to explore more GPU-accelerated methods for a wider range of ZKP protocols. In addition, to the best of our knowledge, none of the existing CPU/GPU implementations of zkSNARK (including ours) are designed to prevent various side-channel attacks. These attacks on zkSNARK could cause information leakage. Therefore, we believe it will be a further research direction that deserves a stand-alone study.

**References**


