Performance Evaluation of NIST LWC Finalists on AVR ATmega and ARM Cortex-M3 Microcontrollers

Yuhei Watanabe\textsuperscript{1,3}, Hideki Yamamoto\textsuperscript{1,2}, Hirotaka Yoshida\textsuperscript{1,3}

\textsuperscript{1} SEI-AIST Cyber Security Cooperative Research Laboratory  
\textsuperscript{2} Sumitomo Electric Industries, Ltd. (SEI)  
\textsuperscript{3} National Institute of Advanced Industrial Science and Technology (AIST)

Abstract. This paper presents results of performance evaluation of NIST Lightweight Cryptography standardization finalists which are implemented by us. Our implementation method puts on the target to reduce RAM consumption on embedded devices. Our target microcontrollers are AVR ATmega 128 and ARM Cortex-M3. We apply our implementation method to five AEAD schemes which include four finalists of the NIST lightweight cryptography standardization and demonstrate the performance evaluation on target microcontrollers. From our performance evaluation of the RAM size, we have achieved 117-byte TinyJAMBU-128 on ATmega 128 and 140-byte TinyJAMBU-128 on ARM Cortex-M3. Our implementation of TinyJAMBU-128 has the smallest RAM of all the target AEAD schemes.

Keywords: RAM-optimized implementation · NIST Lightweight Cryptography Standardization · ATmega 128 · ARM Cortex-M3

1 Introduction

With the spread of IoT devices in several products, secure communication becomes an important issue in IoT devices. Since IoT devices often have restricted resources, there have been many studies about lightweight ciphers which can be performed with low computational resources. The research activity has led to an industrial standardization development project. In 2015, NIST have initiated the lightweight cryptography standardization process to standardize Authenticated Encryption with Associated Data (AEAD) and hashing schemes. NIST have announced ten finalists of this standardization process in 2021.

Regarding platforms for embedded devices for IoT applications, the AVR architectures and the ARM architectures are important architectures. The microcontrollers employed these architectures are used in several studies of performance evaluation of symmetric cryptographic primitives [EGG\textsuperscript{+}12, BEE\textsuperscript{+}12, PV13, SAK18, DBG\textsuperscript{+}, SS16]. The performance evaluation of NIST standardization candidates also use these architectures [dSGB19, Gou19, Tea, Wea, RPM20]. There are several microcontrollers employing these architectures. For instance, the ATmega and the ARM Cortex-M3 are employed in various microcontrollers having different resources of the memory and/or frequency [Atm, Mica, Micb, Tex, NXP, Sil]. In ATmega48PA [Mica], there is 512 bytes of SRAM. There is a case that a cryptographic technique is applied to IoT devices employing such restricted microcontroller.

It is considered that a security protection function is one of the various functions which are worked on IoT devices. When a security protection technique is applied to resource constrained IoT devices, it would be important that the security protection
Table 1: Our results of the RAM size when taking 16-byte associated data and 16-byte message as input

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Scheme</th>
<th>RAM (ENC) [byte]</th>
<th>RAM (DEC) [byte]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATmega 128</td>
<td>ASCON-128</td>
<td>157</td>
<td>181</td>
</tr>
<tr>
<td></td>
<td>Grain-128AEADv2</td>
<td>145</td>
<td>147</td>
</tr>
<tr>
<td></td>
<td>TinyJAMBU-128</td>
<td>117</td>
<td>119</td>
</tr>
<tr>
<td></td>
<td>Xoodyak</td>
<td>167</td>
<td>183</td>
</tr>
<tr>
<td>ARM Cortex-M3</td>
<td>ASCON-128</td>
<td>196</td>
<td>212</td>
</tr>
<tr>
<td></td>
<td>Grain-128AEADv2</td>
<td>224</td>
<td>232</td>
</tr>
<tr>
<td></td>
<td>TinyJAMBU</td>
<td>140</td>
<td>140</td>
</tr>
<tr>
<td></td>
<td>Xoodyak</td>
<td>208</td>
<td>232</td>
</tr>
</tbody>
</table>

technique is implemented with small resources in order to build all functions on the IoT device. There are multiple elements in cryptographic mechanisms to establish the secure communication. A cryptographic primitive is the basic element for the security protection. By implementing a cryptographic primitive with small resources, amount of resources for the security protection becomes small. As mentioned before, since there is the microcontroller which has small RAM, we consider that the reduction of the RAM consumption for the cryptographic primitive would be important.

Our contribution. This paper shows the results of the performance evaluation of finalists on the NIST lightweight cryptography standardization process. Our study explores the RAM-optimized software implementation technique on microcontrollers. Our target microcontrollers are ATmega 128 and ARM Cortex-M3. We evaluate the performance of AEAD schemes which are included in NIST standardization finalists. Our target primitives are AES-128-GCM, ASCON-128 [DEMS21], Grain-128AEADv2 [HJM+21], TinyJAMBU-128 [WH21], and Xoodyak [DHM+21]. We apply our implementation technique to target primitives. Table 1 shows the summary of the RAM size obtained by our evaluation. In our evaluation, we achieve 117-byte TinyJAMBU-128 on ATmega 128 and 140-byte TinyJAMBU-128 on ARM Cortex-M3. Our implementation of TinyJAMBU-128 has the smallest RAM of all the target AEAD schemes.

2 Target architectures

2.1 AVR ATmega Architecture

An AVR ATmega microcontroller is developed by Atmel, and now manufactured by Microchip Technology. This microcontroller is applied to devices for the IoT system or the automotive system. This microcontroller uses a CPU with an advanced RISC architecture. Most of instructions can be executed in single clock cycle. There are 32 8-bit general purpose registers. Let $R_0$, $R_1$, $R_2$, ..., $R_{31}$ be general purpose registers. Six of the 32 registers such as $(R_{26}, R_{27})$, $(R_{28}, R_{29})$, $(R_{30}, R_{31})$ can be used as three 16-bit indirect address register pointers for Data Space addressing. These added function registers are the X-register, Y-register, and Z-register.

There are many microcontrollers employing the ATmega architecture. They have several resources of Flash and SRAM. For instance, there is 128 KB of Flash and 4KB of SRAM in ATmega 128 [Atm], 4KB of Flash and 512 bytes of SRAM in ATmega48PA [Mica], and 8KB of Flash and 1024 bytes of SRAM in ATmega808 [Micb].
2.2 ARM Cortex-M3 Architecture

An ARM Cortex-M3 microcontroller is a well-known 32-bit RISC microcontroller. This microcontroller is applied to IoT devices or smart home devices. There are many microcontrollers employing the ARM Cortex-M3 CPU. They have several resources of Flash and RAM. For instance, there is 320 KB of Flash and 16 KB of RAM in TI TMS470MF03107 [Tex], 32 KB of Flash and 8 KB of RAM in NXP LPC1751 [NXP], and 4 KB of Flash and 2 KB of RAM in Silicon Labs EFM32TG108F4-QFN24 [Sil]. The 32-bit Atmel SAM3X8 Cortex-M3 CPU is employed in the Arduino Due board [Ard]. In its Harvard memory architecture, there is 512 KB of Flash and 96 KB of SRAM.

3 Performance Evaluation of NIST LWC Candidates

3.1 Implementation approach

Our target AEAD schemes are ASCON-128, Grain-128AEADv2, TinyJAMBU-128, and Xoodyak. We implement target AEAD schemes to evaluate their performance on microcontrollers. For comparison, we also implement AES-128-GCM and evaluate it. In our implementation, we try to reduce the RAM consumption by exploring the relationship between the RAM consumption and the structure of the target architecture.

3.2 Evaluation environment

In order to evaluate performance of AEAD schemes, we extend the FELICS framework [Cry]. FELICS is the free and open-source benchmarking tool designed for software implementations of lightweight cryptographic primitives on the microcontrollers. There are two previous works. FELICS-AEAD [dSGB19] and FELICS-AE [Gou19] are frameworks which extend FELICS to evaluate performance of AEAD schemes. FELICS-AEAD has quite different APIs from NIST APIs for AEAD schemes. Since evaluation results published from FELICS-AE is the rough, this framework would be not suited for detailed evaluation. Therefore, we extend the FELICS framework by ourselves. We introduce the evaluation framework for AEAD schemes into FELICS. Our framework evaluates the ROM size, the RAM size, and the number of cycles in both of encryption and decryption process in AEAD scheme.

3.3 Performance evaluation of target AEAD schemes

We evaluate the performance of our implementations of target AEAD schemes when taking 16-byte associated data and 16-byte message as input. Table 2 and 3 show the results of our evaluation on target devices. Note that we obtain these results by using the compiler option -O3. Figure 1 and 2 show the summary of the RAM consumption in the encryption process on each microcontroller.

3.4 Observations

According to Table 2 and 3, TinyJAMBU-128 has the smallest memory consumption in evaluated AEAD schemes on each target microcontroller. In our evaluation, TinyJAMBU-128 requires 117 RAM bytes for the encryption, 119 RAM bytes for the decryption, and 3890 ROM bytes on ATmega 128, and requires 140 RAM bytes for encryption/decryption and 2096 ROM bytes on ARM Cortex-M3. Xoodyak is the fastest primitive in evaluated AEAD schemes on each microcontroller.

According to Table 2, ASCON-128 on ATmega 128 requires the largest ROM in evaluated primitives. On the other hand, the third largest ROM is required by ASCON-128
Table 2: Evaluation results on AVR ATmega 128 with 16-byte associated data and 16-byte message as input

<table>
<thead>
<tr>
<th>Name</th>
<th>ROM [byte]</th>
<th>RAM (ENC) [byte]</th>
<th>RAM (DEC) [byte]</th>
<th># cycles (ENC) @16MHz</th>
<th># cycles (DEC) @16MHz</th>
<th>Time (ENC) [ms]</th>
<th>Time (DEC) [ms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASCON-128</td>
<td>9732</td>
<td>157</td>
<td>181</td>
<td>93452</td>
<td>93821</td>
<td>5.84</td>
<td>5.86</td>
</tr>
<tr>
<td>Grain-128AEADv2</td>
<td>6098</td>
<td>145</td>
<td>147</td>
<td>124927</td>
<td>125334</td>
<td>7.81</td>
<td>7.83</td>
</tr>
<tr>
<td>TinyJAMBU-128</td>
<td>3890</td>
<td>117</td>
<td>119</td>
<td>163210</td>
<td>163276</td>
<td>10.20</td>
<td>10.20</td>
</tr>
<tr>
<td>Xoodyak</td>
<td>4306</td>
<td>167</td>
<td>183</td>
<td>52026</td>
<td>51639</td>
<td>3.25</td>
<td>3.23</td>
</tr>
<tr>
<td>AES-128-GCM</td>
<td>7358</td>
<td>259</td>
<td>264</td>
<td>175810</td>
<td>176061</td>
<td>10.99</td>
<td>11.00</td>
</tr>
</tbody>
</table>

Table 3: Evaluation results on ARM Cortex-M3 with 16-byte associated data and 16-byte message as input

<table>
<thead>
<tr>
<th>Name</th>
<th>ROM [byte]</th>
<th>RAM (ENC) [byte]</th>
<th>RAM (DEC) [byte]</th>
<th># cycles (ENC) @84MHz</th>
<th># cycles (DEC) @84MHz</th>
<th>Time (ENC) [ms]</th>
<th>Time (DEC) [ms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASCON-128</td>
<td>4764</td>
<td>196</td>
<td>212</td>
<td>25488</td>
<td>25737</td>
<td>0.30</td>
<td>0.31</td>
</tr>
<tr>
<td>Grain-128AEADv2</td>
<td>6680</td>
<td>224</td>
<td>232</td>
<td>49919</td>
<td>49701</td>
<td>0.59</td>
<td>0.59</td>
</tr>
<tr>
<td>TinyJAMBU-128</td>
<td>2096</td>
<td>140</td>
<td>140</td>
<td>28427</td>
<td>28441</td>
<td>0.34</td>
<td>0.34</td>
</tr>
<tr>
<td>Xoodyak</td>
<td>3572</td>
<td>208</td>
<td>232</td>
<td>16212</td>
<td>16070</td>
<td>0.19</td>
<td>0.19</td>
</tr>
<tr>
<td>AES-128-GCM</td>
<td>5724</td>
<td>432</td>
<td>416</td>
<td>159651</td>
<td>159750</td>
<td>1.90</td>
<td>1.90</td>
</tr>
</tbody>
</table>

on ARM Cortex-M3. According to Table 2 and 3, while TinyJAMBU-128 on ATmega 128 is the slowest primitive except for AES-128-GCM, it on ARM Cortex-M3 shows almost same speed with ASCON-128. Since our implementation is optimized for the RAM consumption, these events would be caused from tradeoffs between metrics on each architecture.

4 Limitation

Implementations secure against side channel attacks such as timing attacks and simple/differential power analysis can be important in certain class of IoT applications but are not provided in our paper.

5 Related works

There are several studies of the software performance evaluation of candidates of the NIST standardization project. NIST LWC Team presents the benchmarking framework and shows the evaluation results on several microcontrollers such as AVR ATmega and ARM Cortex-M [Tea]. In [Wea], the evaluation results on 8-bit AVR platforms and ARM Cortex-M3 are shown. The performance evaluation on AVR, ARM, and RISC-V microcontrollers is shown in [RPM, RPM20]. In [CIL+20], the evaluation results on RISC-V are presented. Two AEAD evaluation frameworks based on FELICS [Cry] are proposed in [dSGB19] and [Gou19].
6 Conclusion

This paper presented the results of the performance evaluation of the NIST Lightweight Cryptography standardization finalists. Our target primitives were AES-128-GCM, ASCON-128, Grain-128AEADv2, TinyJAMBU-128, and Xoodyak, and our target devices were ATmega 128 and ARM Cortex-M3. We implemented target primitives in terms of the optimization of the RAM consumption. From our performance evaluation, TinyJAMBU-128 required 117 RAM bytes on ATmega 128 and required 140 RAM bytes on ARM Cortex-M3. These results were the smallest RAM of all the target AEAD schemes.

References


Figure 2: Comparison of RAM consumption for encryption on ARM Cortex-M3


