Constant-Overhead Zero-Knowledge for RAM Programs

Nicholas Franzese∗    Jonathan Katz†    Steve Lu‡    Rafail Ostrovsky§    Xiao Wang∗
Chenkai Weng∗

Abstract

We show a constant-overhead interactive zero-knowledge (ZK) proof system for RAM programs, that is, a ZK proof in which the communication complexity as well as the running times of the prover and verifier scale linearly in the size of the memory $N$ and the running time $T$ of the underlying RAM program. Besides yielding an asymptotic improvement of prior work, our implementation gives concrete performance improvements for RAM-based ZK proofs. In particular, our implementation supports ZK proofs of private read/write accesses to 64 MB of memory ($2^{24}$ 32-bit words) using only 34 bytes of communication per access, a more than 80× improvement compared to the recent BubbleRAM protocol. We also design a lightweight RISC CPU that can efficiently emulate the MIPS-I instruction set, and for which our ZK proof communicates only ≈ 320 bytes per cycle, more than 10× less than the BubbleRAM CPU. In a 100 Mbps network, we can perform zero-knowledge executions of our CPU (with 64 MB of main memory and 4 MB of program memory) at a clock rate of 6.6 KHz.

1 Introduction

Zero-knowledge (ZK) proofs enable a prover $P$ to convince a verifier $V$ that the prover knows a witness $w$ on which a particular program $P$ evaluates to 1 without revealing anything additional about $w$. A series of works over the past several years (e.g., [GGPR13, JKO13, BCC+16, Gro16, AHIV17, KKW18, BBB+18, XZZ+19, TS20, WYKW21]) has shown several highly efficient ZK protocols, however for the most part these improved protocols have focused on the case where the program $P$ is represented as a boolean or arithmetic circuit. This makes such proof systems somewhat difficult to apply to the arguably more natural setting where $P$ is a program intended to be run on a general-purpose CPU, that is, when $P$ is represented as a program in the random-access machine (RAM) model of computation. Although any such program can be converted to a circuit, doing so can be challenging and time consuming; more importantly, it can lead to sub-optimal performance as a general RAM program running in time $T$ and using memory of size $N$ requires a circuit of size $\Theta(TN)$ to verify its execution.

Some prior work has shown ZK proofs in the RAM model of computation. Hu, Mohassel, and Rosulek [HMR15], and subsequently Mohassel, Rosulek and Scafuro [MRS17], proposed an approach in which the addresses of memory accesses are revealed to the verifier; to account for that, they use oblivious RAM to make the original RAM program oblivious. Their focus was on asymptotic performance, and to the best of our knowledge their protocols have never been implemented. The TinyRAM framework [BCG+13, BCTV14, WSR+15] avoids the use of oblivious

∗Northwestern University, {nicholasfranzese2026@u,wangxiao@cs,ckweng@u}.northwestern.edu
†University of Maryland, jkatz2@gmail.com
‡Stealth Software Technologies, Inc., steve@stealthsoftwareinc.com
§UCLA, rafail@cs.ucla.edu
RAM by using a routing network to ensure consistency of memory accesses. Recent work by Block et al. [BHR+20, BHR+21] reduces the memory overhead of the TinyRAM protocol but does not report concrete computational efficiency. Heath and Kolesnikov adapted the routing-network approach and integrated it with garbled-circuit ZK protocols [JKO13, FNO15, HK20b] to develop BubbleRAM [HK20a] and BubbleCache [HYD+21], which allow for ZK proofs about the execution of a lightweight, general-purpose CPU. All these approaches introduce overhead of at least $\Omega(\log N)$ per memory access performed by the underlying RAM program, either due to the use of oblivious RAM or due to the cost of the routing network. Moreover, the concrete efficiency of the state-of-the-art leaves room for improvement; for example, when memory is of size $N = 2^{24}$ with a 32-bit word size, BubbleRAM requires over 2900 bytes of communication per memory access, and BubbleCache (which introduces a noticeable, data-dependent probability of failure) requires 240 bytes of communication. Bootle et al. [BCG+18] can achieve better than $\log N$ overhead, but their approach is not concretely more efficient than the schemes discussed above and does not achieve constant overhead.

1.1 Contributions

In this work, we propose a different approach to RAM-based zero knowledge that offers both asymptotic and concrete efficiency improvements relative to prior work. Specifically, we avoid the $\log N$ overhead per memory access present in all prior work, and achieve constant-overhead (interactive) ZK proofs, i.e., ZK proofs in which the communication complexity, as well as the running times of the prover and verifier, are $O(N + T)$. Our approach yields not only an asymptotic improvement on prior work but, as we will discuss, concrete efficiency improvements as well.

The key novelty of our approach is that it ensures consistency of memory accesses using a polynomial equality check rather than a sorting network, while still avoiding the need for oblivious RAM. We illustrate the idea by focusing on ZK proofs for the simplified functionality of read-only array access. This functionality allows the prover to commit to the elements of an array $M$ and then read those elements and prove statements about their values.\footnote{While our primary motivation for realizing the read/write version of this functionality is ZK proofs of arbitrary RAM programs, the functionality is also interesting in its own right [DES16]. We provide further discussion below.} As a simple example, consider the case where the prover wants to prove in zero knowledge to the verifier that there exists an index $i$ for which $M_i = t$ (where $t$ is a public value). The protocol in this case roughly proceeds as follows:

1. The prover commits to the list of values $L = ((0, M_0), (1, M_1), \ldots, (N - 1, M_{N-1}))$. (This can be done once-and-for-all, and before $t$ is known.)

2. The prover commits to $(i, t)$, where $t$ is known to the verifier but $i$ is not, and appends $(i, t)$ to $L$.

3. The prover then sorts the tuples in $L$ by their first entry, giving an updated list $L'$, and commits to the tuples in that list.

4. The prover then proves two things: (1) that $L'$ is consistent, namely, that if two tuples in $L'$ agree in their first entry, then they also agree in their second entry, and (2) that $L'$ is a permuted version of $L$. The first step can be done in the natural way by comparing all adjacent entries in $L'$, and we omit the details here. The second step relies on the polynomial equality check mentioned earlier. Specifically, let $L = (x_0, \ldots)$ denote the tuples in $L$ (where now we represent each tuple as a single field element), and let $L' = (x'_0, \ldots)$ denote the tuples in $L'$. If we define the polynomials $L(R) = \prod_i (x_i - R)$ and $L'(R) = \prod_i (x'_i - R)$, then note that $L$ and $L'$ are
permutations of each other iff $L(R) = L'(R)$. The verifier can efficiently test equality of these polynomials by choosing a uniform field element $r$ and verifying that $L(r) = L(r')$.

We show how to extend the above ideas to additionally handle write access to the array. We also show how to efficiently instantiate the above using recent VOLE-based ZK protocols for boolean/arithmetic circuits [WYKW21, DIO21, BMRS21, YSWW21] as a building block. In doing so we crucially rely on the fact that these VOLE-based ZK protocols support conversions between authenticated Boolean values and authenticated values in an extension field (i.e., $\mathbb{F}_{2^k}$) “for free.”

Using polynomials to encode sets and checking polynomial equality in zero knowledge are both ideas that have been explored, in other contexts, in prior work. To the best of our knowledge, we are the first to apply them to RAM-based ZK, as well as to explore the efficiency advantages of implementing them using VOLE-based ZK protocols.

Our implementation enables proofs of private read/write access to an array of $2^{24}$ 32-bit elements (i.e., 64 MB of memory in total) using only 34 bytes of communication per access. This is more than an $80\times$ improvement in communication compared to the previous state-of-the-art [HK20a]. When running over a medium-bandwidth network, where communication is the bottleneck, this reduction in communication translates into a roughly $60\times$ improvement in overall running time.

Our ZK protocol for private read/write array access is powerful enough for some applications that do not require the full expressiveness of RAM model computation. For example, we show a dedicated protocol for proving in zero knowledge that a committed string matches a public regular expression; our protocol runs in time linear in the length of the committed string. As another example, we show how to give a ZK proof of knowledge of a preimage of the scrypt hash function, a memory-hard hash function designed specifically so that its computation requires extensive random accesses to memory.

An efficient zero-knowledge processor. We use the above protocol to build a ZK proof of generic RAM computation. As already noted, this is interesting theoretically as the first constant-overhead ZK protocol in this setting. From a practical point of view, however, it is often more useful to consider the specific RAM program corresponding to a CPU that can then execute arbitrary RAM programs. With this in mind, we design a lightweight CPU with a simple (13-instruction) architecture that is nevertheless expressive enough to emulate most instructions in the MIPS-I instruction set within a few cycles. We can give zero-knowledge proofs about the execution of our CPU (with 64 MB of main memory and 4 MB of program memory) using about 320 bytes of communication per cycle. When run in a 100 Mbps network, our zero-knowledge CPU executes at a clock rate of 6.6 KHz, more than an order of magnitude faster than the BubbleCache CPU that executes (for the same memory sizes) at a rate of 0.23 KHz in a 1 Gbps network.

2 Preliminaries

We let $\kappa$ be the security parameter. For a positive integer $k$, let $[k] = \{0, \ldots, k-1\}$. As convenient, we may express the entries of a length-$N$ array $M$ as $M_0, \ldots, M_{N-1}$ or $M[0], \ldots, M[N-1]$.

2.1 Information-Theoretic MACs

The ZK protocols we use in this paper are built on top of an information-theoretic MAC (IT-MAC) used by the verifier $V$ to authenticate values known to the prover $P$. The verifier $V$ has a global authentication key $\Delta \in \mathbb{F}_{2^k}$. A bit $x$ known to $P$ is authenticated by having $P$ obtain a uniform $M_x \in \mathbb{F}_{2^k}$ and having $V$ obtain $K_x \in \mathbb{F}_{2^k}$ such that

$$K_x = M_x \oplus x\Delta.$$
**Functionality $F_{ZK}$**

**Inputs:** On receiving $(\text{Input}, x)$ from the prover, store $x$ and send $[x]$ to each party.

**Constants:** On receiving $(\text{Const}, x)$ from both parties, store $x$ and send $[x]$ to each party. (If the inputs sent by the two parties do not match, both parties receive cheating.)

**Boolean circuit satisfiability:** On receiving $(\text{Boolean}, C, [x_0], \ldots, [x_{n-1}])$ from both parties, where $x_i \in \mathbb{F}_2$ and $C$ is a Boolean circuit, compute $b := C(x_0, \ldots, x_{n-1})$ and send $b$ to $V$.

**Arithmetic circuit satisfiability:** On receiving $(\text{Arithmetic}, C, [x_0], \ldots, [x_{n-1}])$ from both parties, where $x_i \in \mathbb{F}_{2^k}$ and $C$ is an arithmetic circuit over $\mathbb{F}_{2^k}$, compute $y := C(x_0, \ldots, x_{n-1})$.

If $y = 1$ send $1$ to $V$; else send $0$ to $V$.

Figure 1: Ideal functionality for stateful circuit-based zero-knowledge proofs.

We view this as providing a “handle” for the underlying value, and let $[x]$ mean that $\mathcal{P}$ holds $(x, M_x)$ and $\mathcal{V}$ holds $K_x$. We stress, however, that two different handles for the same value are generated independently; thus, in particular, it is not possible for $\mathcal{V}$ to tell whether two handles are for the same value or not. These IT-MACs are XOR-homomorphic in that parties holding $[x]$ and $[y]$ can locally compute $[x \oplus y]$ by XORing values they already hold.

For $x = x_1 \cdots x_n \in \{0,1\}^n$, we overload the above notation by letting $[x] = [x_1], \ldots, [x_n]$. For the special case of $x \in \{0,1\}^\kappa$, we can alternatively view $x$ as an element in the extension field $\mathbb{F}_{2^k}$. In this case we extend the above IT-MAC in the natural way, i.e., by choosing uniform $M_x \in \mathbb{F}_{2^k}$ and setting $K_x = M_x \oplus x \cdot \Delta$, where multiplication is in $\mathbb{F}_{2^k}$. To distinguish this case, we write $[x]$ when $x \in \mathbb{F}_{2^k}$. These IT-MACs are similarly homomorphic with respect to addition in $\mathbb{F}_{2^k}$, as well as addition/multiplication by a public constant. Importantly, parties holding authenticated bits $[x_0], \ldots, [x_{\kappa-1}]$ can locally convert these to the authenticated value $[x]$. Specifically, if we fix a degree-$\kappa$ irreducible polynomial $f(X)$ and identify $\mathbb{F}_{2^k}$ with $\mathbb{F}_{2^k}[X] / (f(X))$, then we have $x = \sum_{i \in [\kappa]} x_i \cdot X^i$, where $X \in \mathbb{F}_{2^k}$ denotes the element corresponding to $X \in \mathbb{F}_{2^k}[X] / (f(X))$. The parties can compute $[x]$ by having the prover compute $M_x = \sum_{i \in [\kappa]} M_{x_i} \cdot X^i$ and the verifier compute $K_x = \sum_{i \in [\kappa]} K_{x_i} \cdot X^i$; we then have

$$M_x = \sum_{i \in [\kappa]} M_{x_i} \cdot X^i$$
$$= \sum_{i \in [\kappa]} (K_{x_i} \oplus x_i \Delta) \cdot X^i$$
$$= \sum_{i \in [\kappa]} K_{x_i} \cdot X^i \oplus \left( \sum_{i \in [\kappa]} x_i \cdot X^i \right) \cdot \Delta$$
$$= K_x \oplus x \cdot \Delta.$$ 

In short, the IT-MACs are also “homomorphic” with respect to bit packing. We write $[x] := \text{Pack}([x_0], \ldots, [x_{\kappa-1}])$ to represent this procedure.

### 2.2 (Stateful) Circuit-Based Zero-Knowledge Proofs

We rely on stateful zero-knowledge proofs for Boolean and arithmetic circuits. By “stateful” we mean that the prover can commit to values and then repeatedly use those values for different zero-
knowledge proofs. We provide the relevant functionality in Figure 1. The functionality can be instantiated using several existing protocols, but in our implementation we use the recent VOLE-based ZK protocols [WYKW21, DIO21, BMRS21, YSWW21] that have good concrete efficiency and that enable Boolean/arithmetic conversion (i.e., bit packing) for free. The most-recent such protocols [BMRS21, YSWW21] have very low communication: for a Boolean (resp., arithmetic) circuit $C$ with $|C|$ AND gates (resp., multiplication gates), the communication complexity is only $|C|$ bits (resp., field elements). An important optimization introduced by QuickSilver [YSWW21] applies when $C$ can be expressed as a polynomial of low (total) degree. In this case, the communication complexity depends on the degree of the polynomial but not the number of multiplications.

2.3 RAM-Based Computation

Our model for RAM-based computation is based on the one of Gordon et al. [GKK +12]. A RAM program is defined by a “next-instruction circuit” $Π$ that, given its current state and a value $d$, outputs the next instruction to execute along with updated state. Thus, an execution of RAM program $Π$ when the memory $M$ is initialized to $M_0, \ldots, M_{N-1} \in \{0, 1\}^W$ (we assume for simplicity that $W$ and $N$ are hard-coded in $Π$) proceeds by setting $st := \text{start}$ and $d := 0^W$ and then until termination doing:

- Compute $(\text{op}, \ell, d', st') := Π(st, d)$, and set $st := st'$. Then:
  - If $\text{op} = \text{Stop}$, terminate with output $d'$.
  - If $\text{op} = \text{Read}$, set $d := M_\ell$.
  - If $\text{op} = \text{Write}$, set $M_\ell := d'$ and $d := d'$.

We refer to each iteration of the above loop as a cycle, and express the entire computation above as $Π(M_0, \ldots, M_{N-1})$.

$Π$ may represent a specific algorithm (e.g., binary search) executing in the RAM model. Alternatively, it can be a general-purpose CPU that has the ability to execute arbitrary assembly code loaded into a portion of memory. In that case it is convenient to have the state $st$ of $Π$ consist of a program counter $pc$ as well as an array of registers $R$. It is also useful to segment the memory into a program memory $M_p$ holding the program (i.e., assembly code) to be executed, and a main memory $M_d$ for storing data; for efficiency, one may treat $M_p$ as being read-only (though this is not essential). More generally, it may be advantageous to adapt the above model in other ways (e.g., both reading from program memory and accessing main memory once per cycle), as well as to represent $Π$ in other models of computation (e.g., using boolean circuits for some instructions and arithmetic circuits for others); we refer to Section 4 for further discussion in the context of a lightweight RISC CPU we design.

3 Zero-Knowledge Proofs in the RAM Model

In this section, we present zero-knowledge proofs in the RAM model. We begin by focusing on protocols for private array access. Roughly, these protocols allow a prover to commit to an array of values, and then (in the read-only case) read values from the array referenced by address handles, or (in the general case) read/write values from/to the array as dictated by an operation handle $[\text{op}]$ and an address handle $[\ell]$. In the read-only case, $V$ does not learn the address being read; in the read/write case, $V$ also does not learn the operation being performed or (in case of a write) the value being written. At the end of this section, we show how these protocols can be used to support ZK proofs of general RAM computation.
3.1 Read-Only Array Access

We begin by describing the case of read-only array access. A formal description of the relevant functionality in this case is given in Figure 2. Our protocol realizing this functionality in the F_{ZK}-hybrid model proceeds in three phases:

1. **Initialization.** In this step, the prover initializes memory with contents \( M_0, \ldots, M_{N-1} \) by generating the list of handles \( L = ([0], [M_0]), \ldots, ([N - 1], [M_{N-1}]) \).

2. **Read.** A read operation at the address represented by the handle \([\ell]\) is carried out by simply having the prover generate a handle for \( M_{\ell} \). (The prover knows all the values, so it can easily do this.) Both parties append the result (along with \([\ell]\)) to \( L \). At this point, nothing prevents a cheating prover from using an inconsistent value \( d \neq M_{\ell} \); any such cheating, however, will be caught in the check phase.

3. **Check.** To check correctness of a sequence \( L \) of size \( k \) consisting of the initial memory contents and the results of a sequence of read accesses, the parties proceed as follows. \( \mathcal{P} \) sorts the tuples in \( L \) by their addresses, from least to greatest, and uses \( F_{ZK} \) to generate handles for a second sorted list \( L' \). Correctness of \( L \) can now be checked by verifying two things: (1) the tuples in \( L' \) are consistent in the sense that if \( ([\ell], [d]), ([\ell], [d']) \) are two tuples in \( L' \) with the same address \( \ell \), then \( d = d' \), and (2) \( L' \) is a permuted version of \( L \). Now:

   a) The first requirement can be verified using a sequence of \( k - 1 \) verifications performed on adjacent tuples in \( L' \). Namely, for adjacent tuples \( ([\ell]', [d_0]) \) and \( ([\ell_1], [d_1]) \) the verifier checks that either \( \ell_1 < \ell_1' \) (i.e., the tuples are sorted correctly) or else \( \ell_1 = \ell_1' \) and \( d_1 = d_1' \) (i.e., the tuples are consistent). Note that each of these checks can be performed by a circuit whose size is independent of \( k \).

   b) The second requirement is verified as follows: first, we use bit-packing to map each tuple in \( L \) and \( L' \) to an element of \( \mathbb{F}_{2^s} \). We thus obtain two lists \( L = ([x_0], \ldots, [x_{k-1}]) \) and \( L' = ([x_0'], \ldots, [x_{k-1}']) \). Consider the formal polynomials \( L(R) = \prod_i (x_i - R) \) and \( L'(R) = \prod_i (x_i' - R) \); these polynomials are equal iff \( L \) and \( L' \) are permuted versions of each other. The verifier checks equality of \( L(R) \) and \( L'(R) \) by choosing a uniform value \( r \in \mathbb{F}_{2^s} \) and then checking that \( L(r) = L'(r) \).

The protocol is described formally in Figure 3.

Figure 2: Ideal functionality for private read-only array access.
Theorem 1. For $T$ read accesses, the protocol in Figure 3 securely realizes the private read-only array access functionality (cf. Figure 2) in the $F_{\text{ZK}}$-hybrid model with statistical error $(N + T)/2^N$.

Proof. The verifier does not have any input and only receives messages from the $F_{\text{ZK}}$ functionality. It is therefore straightforward to prove security for a corrupted verifier, and so we focus on the case of a corrupted prover $P^*$. We define a simulator $Sim$ interacting with the $F_{\text{RO-ZKarray}}$ functionality. The simulator runs $P^*$ as a subroutine and emulates $F_{\text{ZK}}$ for $P^*$. It proceeds as follows:

- **Initialization:** Assuming $P^*$ does not cheat in this step by sending an incorrect index, $Sim$ sets $\mathcal{L} = (\{[\ell_0],[M_0]\},\ldots,\{[\ell_N-1],[M_{N-1}]\})$, where $[M_0],\ldots,[M_{N-1}]$ are handles defined by previous interactions of $P^*$ with $F_{\text{ZK}}$. The simulator sends $(\text{Init},W,N,[M_0],\ldots,[M_{N-1}])$ to $F_{\text{RO-ZKarray}}$. Figure 3: ZK proof for private read-only array access in the $F_{\text{ZK}}$-hybrid model.
• **Read:** On input $[\ell]$, let $d$ be the value that $P^*$ sends to $F_{ZK}$. The simulator then sends $(\text{Read, } [\ell], d)$ to $F_{RO-ZKarray}$, and appends $([\ell], [d])$ to $L$.

• **Check:** Let $T$ be the number of reads performed, and let $k = N + T$. Then:

1. The simulator obtains the sequence of values $\{\ell'\}_{i\in[k]}$ and $\{M'_i\}_{i\in[k]}$ that $P^*$ sends to $F_{ZK}$. Let $L' = (\{[\ell'_0]; [M'_0]\}, \ldots, \{[\ell'_{k-1}]; [M'_{k-1}]\})$.

2. For $i \in [k-1]$, the simulator obtains the message $(\text{Boolean}, C, \{[\ell'_i]; [M'_i]\}, \{[\ell'_{i+1}]; [M'_{i+1}]\})$ that $P^*$ sends to $F_{ZK}$. If $C$ is not the correct circuit or $C(\ell'_i, \ell'_{i+1}, M'_i, M'_{i+1}) = 0$, then the simulator sends (cheat) to $F_{RO-ZKarray}$, outputs whatever $P^*$ outputs, and aborts.

3. Let $[x_i] := \text{Pack}([\ell_i], [M_i])$ and $[x'_i] := \text{Pack}([\ell'_i], [M'_i])$.

4. The simulator chooses a uniform value $r \in \mathbb{F}_2$ and sends it to $P^*$.

5. Sim obtains the message $(\text{Arithmetic}, C', [x_{0-r}], \ldots, [x_{k-1-r}], [x'_0-r], \ldots, [x'_{k-1-r}])$ that $P^*$ sends to $F_{ZK}$. If $C'$ is not the correct circuit or $C'(x_{0-r}, \ldots, x_{k-1-r}, x'_0-r, \ldots, x'_{k-1-r}) \neq 1$, the simulator sends (cheat) to $F_{RO-ZKarray}$. Otherwise, it sends (continue) to $F_{RO-ZKarray}$. It outputs whatever $P^*$ outputs and aborts.

We claim that the execution of the simulator in the ideal world is statistically indistinguishable from the execution of the protocol with $P^*$ in the $F_{ZK}$-hybrid world. To see this, note first that the view of $P^*$ is perfectly simulated, and thus we need only consider the output of the honest $V$. If $P^*$ behaves honestly in every read operation (namely, if for input $[\ell]$ it always holds that $d = M_\ell$), then the output of $V$ is the same in both the ideal world and the hybrid world. If there is at least one read operation in which $P^*$ behaves dishonestly, then in the ideal-world execution $V$ always outputs cheating and we need to argue that in the hybrid-world execution $V$ would output cheating except with probability at most $(N + T)/2^\kappa$. There are two possibilities to consider:

• If $L'$ is a permutation of $L$, then there is some $i \in [k-1]$ for which $C(\ell'_i, \ell'_{i+1}, M'_i, M'_{i+1}) = 0$. Hence in the hybrid-world execution $V$ would also output cheating.

• If $L'$ is not a permutation of $L'$, then the polynomials $L(R) = \prod_i (x_i - R)$ and $L'(R) = \prod_i (x'_i - R)$ are distinct degree-$(N + T)$ polynomials, and hence when $r$ is uniform we have $L(r) \neq L'(r)$ except with probability at most $(N + T)/2^\kappa$. Thus, in the hybrid-world execution $V$ would output cheating except with probability at most $(N + T)/2^\kappa$.

This completes the proof.

**Concrete efficiency and practical considerations.** The asymptotic running time of our protocol is $O(N + T)$. Concretely, the cost of the protocol is dominated by (1) authentication of $W + \kappa$ bits per read access ($W$ bits for the initial read—assuming the address is already authenticated—and at most $\kappa$ bits for the corresponding entry in $L'$), (2) $O(N + T)$ zero-knowledge proofs for a Boolean circuit with $W + 2\log N$ AND gates, and (3) a zero-knowledge proof for an arithmetic circuit with $2 \cdot (T + N - 1)$ multiplication gates over $\mathbb{F}_2$. Using optimizations from the QuickSilver protocol [YSWW21] to instantiate $F_{ZK}$, the third part can be done using roughly $2(N + T)\kappa/h + O(h\kappa)$ bits of communication, where $h$ is a parameter that can be adjusted to reduce communication at the cost of increased computation. (We set $h = 4$ in our implementation.) See Section 5 for an analysis of the concrete performance of the protocol.

**Support for larger data elements.** The above protocol assumes $\log N + W \leq 128$, as we pack the index and payload as an element in $\mathbb{F}_{2^k}$ and use $\kappa = 128$ in our implementation. To handle larger $W$, we could instead pack to an extension field $\mathbb{F}_{2^{k'}}$ with $\log N + W \leq k'$. However, the
Functionality $F_{ZKarray}$

(In addition to the following, the functionality also supports all instructions in $F_{ZK}$.)

**Initialize memory:** On receiving $(\text{Init}, W, N, T)$ from both parties, initialize $M_0, \ldots, M_{N-1}$ to ⊥, and set $f := \text{honest}$.

**Read/write access:** At most $T$ such accesses are supported. On receiving $(\text{Access}, [op], [\ell], [d])$ from $P$ and $V$, if $\ell < N$ then:

- If $op = \text{Read}$, send $[M_\ell]$ to each party. If $M_\ell = \bot$ then set $f := \text{cheating}$.
- If $op = \text{Write}$, set $M_\ell := d$ and send (a fresh handle) $[d]$ to each party.

If $\ell \geq N$ then set $f := \text{cheating}$ and send $[d]$ to each party.

**Check:** Upon receiving $(\text{check})$ from $V$ do: If $P$ sends $(\text{cheat})$ then send $\text{cheating}$ to $V$. If $P$ sends $(\text{continue})$ then send $f$ to $V$.

Figure 4: Ideal functionality for private read/write array access.

The practical efficiency of doing so would be poor since hardware acceleration is only available for $F_{2^{128}}$. To efficiently support larger $W$, we can instead use a universal hash function mapping to $F_{2^{128}}$ whose key is chosen by the verifier after step 1 of the checking protocol. The probability that there exist two unequal elements in lists $L$ and $L'$ that hash to the same value is at most $k^2/2^{128}$. We efficiently implement this idea as follows. Say $\log N + W \leq 128c$ for some $c$. We use a hash function $H_A : F_{2^{128}}^c \rightarrow F_{2^{128}}$, where $H_A(X_1, \ldots, X_c) = \bigoplus A_i \cdot X_i$ for $A = (A_1, \ldots, A_c) \in F_{2^{128}}^c$. Since evaluating this function only requires multiplication by public constants, it is essentially free in communication and cheap in computation.

### 3.2 Read/Write Array Access

We adapt the protocol from the previous section to also handle write access to the array. The relevant functionality is in Figure 4. To enforce memory consistency we now need to ensure that each value read at a particular memory address corresponds to the last value written to that address. (We require that a write is performed to an address before any read to that address.) We do this by including a timestamp along with every memory access that is appended to the list $L$. After sorting $L$ to give a sorted list $L'$ as before, the parties verify for each pair of consecutive tuples (cf. Equation (1)) that (1) they are sorted correctly; (2) either the addresses in the two tuples are not equal, the value stored there is unchanged, or the second tuple in the pair corresponds to a Write operation; and, (3) the first memory access to an address is a Write operation. The protocol is formally described in Figure 5. The running time of the protocol is $O(T)$ rather than $O(N + T)$ as in the previous section, but this is because we assume the memory is empty at initialization.

**Theorem 2.** Protocol ZKarray (Figure 5) securely realizes the private read/write array access functionality (cf. Figure 4) in the $F_{ZK}$-hybrid model with statistical error $T/2^c$.

**Proof.** The proof is substantially the same as that of Theorem 1, and so we focus on the checks implemented in step 2. Assuming $L'$ is a permuted version of $L$ (which is enforced by step 5 as in the proof of Theorem 1), we show that if the checks in step 2 all succeed then all the memory accesses
Protocol ZKarray

Parameters: Let $N$ be the size of the array, let $W$ be the bit-length of array elements, and let $T$ be an upper bound on the number of memory accesses, where $W + \lceil \log N \rceil + \lceil \log T \rceil \leq \kappa$.

Initialize memory: Each party initializes $\mathcal{L}$ as an empty list, and initializes a counter $t := 0$ represented using $\lceil \log T \rceil$ bits.

Read/write access: The parties begin holding $[\text{op}, [\ell], [d]]$. $\mathcal{P}$ and $\mathcal{V}$ send $(\text{Const}, t)$ to $\mathcal{F}_{\text{ZK}}$ to obtain $[t]$, and increment $t$. (If either party receives cheating from $\mathcal{F}_{\text{ZK}}$, they abort.) The two parties locally append $([\ell], [t], [\text{op}], [d])$ to $\mathcal{L}$.

Check: Let $k$ be the number of accesses performed, i.e., $\mathcal{L}$ contains $k$ tuples.

1. $\mathcal{P}$ sorts the tuples in $\mathcal{L}$ by their first entry, and secondarily by their second entry, from least to greatest, giving a new list $([\ell'_0], [t'_0], [\text{op}_0], [d'_0], \ldots)$. For $i \in [k]$, $\mathcal{P}$ sends $(\text{input}, \ell'_i)$, $(\text{input}, t'_i)$, $(\text{input}, \text{op}_i)$, and $(\text{input}, d'_i)$ to $\mathcal{F}_{\text{ZK}}$, which returns $[\ell'_i], [t'_i], [\text{op}_i], [d'_i]$ to each party. Each party forms the list $\mathcal{L}' = (([\ell'_0], [t'_0], [\text{op}_0], [d'_0]), \ldots)$.

2. $\mathcal{P}$ and $\mathcal{V}$ send $(\text{Boolean}, C_{\text{initial}}, [\text{op}_0])$ to $\mathcal{F}_{\text{ZK}}$, where $C_{\text{initial}}(\text{op}_0) = 1$ iff $\text{op}_0 = \text{Write}$. For $i \in [k-1]$, $\mathcal{P}$ and $\mathcal{V}$ send $(\text{Boolean}, C, [\ell'_i], [t'_i], [\text{op}_i], [d'_i], [\ell'_{i+1}], [t'_{i+1}], [\text{op}'_{i+1}], [d'_{i+1}])$ to $\mathcal{F}_{\text{ZK}}$, where $C(\ell'_i, \ell'_i, \text{op}_i, d'_i, t'_{i+1}, \ell'_{i+1}, \text{op}'_{i+1}, d'_{i+1})$ outputs 1 iff

$$\begin{align*}
((\ell'_i < \ell'_{i+1}) \lor (\ell'_i = \ell'_{i+1}) \land (t'_i < t'_{i+1})) \
((\ell'_i \neq \ell'_{i+1}) \lor (d'_i = d'_{i+1}) \lor (\text{op}'_{i+1} = \text{Write})) \land \\
((\ell'_i = \ell'_{i+1}) \lor (\text{op}'_{i+1} = \text{Write}))
\end{align*}$$

Finally, $\mathcal{P}$ and $\mathcal{V}$ send $(\text{Boolean}, C_{\text{final}}, [\ell'_{k-1}])$ to $\mathcal{F}_{\text{ZK}}$, where $C_{\text{final}}(\ell'_{k-1}) = 1$ iff $\ell'_{k-1} < N$. If $\mathcal{F}_{\text{ZK}}$ ever returns 0, then $\mathcal{V}$ outputs cheating and aborts.

3. For $i \in [k]$, the parties each locally compute $[x_i] := \text{Pack}([\ell_i], [t_i], [\text{op}_i], [d_i])$ and $[x'_i] := \text{Pack}([\ell'_i], [t'_i], [\text{op}'_i], [d'_i])$.

4. $\mathcal{V}$ samples a uniform $r \in \mathbb{F}_2$ and sends it to $\mathcal{P}$.

5. Let $C'$ be an arithmetic circuit for which $C'(a_0, \ldots, a_{k-1}, b_0, \ldots, b_{k-1}) = 1$ iff $\prod_{i \in [k]} a_i = \prod_{i \in [k]} b_i$. $\mathcal{P}$ and $\mathcal{V}$ send $(\text{Arithmetic}, C', [x_0 - r], \ldots, [x_{k-1} - r], [x'_0 - r], \ldots, [x'_{k-1} - r])$ to $\mathcal{F}_{\text{ZK}}$. If $\mathcal{F}_{\text{ZK}}$ returns 0, then $\mathcal{V}$ outputs cheating. Otherwise, $\mathcal{V}$ outputs honest.

Figure 5: ZK proof for private read/write array access in the $\mathcal{F}_{\text{ZK}}$-hybrid model.

in $\mathcal{L}$ are consistent, namely: (1) each memory address is written before it is read and (2) each read of a memory address returns the last value written there. To see this, first observe that the checks in step 2 imply that $\mathcal{L}'$ is correctly sorted, since for every pair of adjacent tuples $(([\ell'_i], [t'_i], \ast, \ast)$ and $(([\ell'_{i+1}], [t'_{i+1}], \ast, \ast)$ in $\mathcal{L}'$ it holds that $(\ell'_i < \ell'_{i+1}) \lor (\ell'_i = \ell'_{i+1}) \land (t'_i < t'_{i+1}))$. Moreover, every memory access is in bounds; this is because the parties check that the address of the final tuple in $\mathcal{L}'$ is less than $N$. Assume toward a contradiction that the consistency requirements are violated. Let $((\ell'_i], [t'_i], [\text{Read}], [d'_i]) \in \mathcal{L}'$ be the tuple with the smallest value of the timestamp $t$ violating one of the consistency requirements. (Note that each tuple in $\mathcal{L}$—and hence $\mathcal{L}'$—has a unique timestamp,
so this tuple is uniquely defined.) There are two possibilities:

- If $\ell'_{i-1} \neq \ell'_i$ or $i = 0$, then the checks would fail since they enforce that the operation for any such tuple is a Write. (If $i = 0$ this is checked explicitly; for $i > 0$ this is because Equation (1) checks that if $\ell'_{i-1} \neq \ell'_i$ then the operation is a Write.)

- Otherwise, $\ell'_{i-1} = \ell'_i$. Then the checks would also fail since in this case they enforce that $d'_{i-1} = d'_i$ but $d'_{i-1}$ is equal to the previous value written to address $\ell'_i$ (by our assumption on minimality of $t'_i$ and the fact that $L'$ is sorted).

This completes the proof.

Concrete efficiency. The optimizations discussed for the read-only setting all apply here. Concretely, the protocol involves: (1) authentication of $1 + \log N + W + \kappa$ bits per access ($1 + \log N + W$ bits for the inputs of private array access—note that the counter $t$ is known to both parties—and at most $\kappa$ bits when committing to the corresponding entry in $L'$), (2) $O(T)$ zero-knowledge proofs for a Boolean circuit with $5 + 2\log N + W + \log T$ AND gates, and (3) a zero-knowledge proof for an arithmetic circuit with $2 \cdot (T - 1)$ multiplication gates over $F_{2^\kappa}$. As in the previous section, we use the technique from QuickSilver [YSWW21] to reduce the cost of the third step to roughly $\kappa/2$ bits of communication per access.

Application to key-value storage. It is worth remarking that ZKarray does not require that the size of the memory be equal to the number of values stored in memory. In particular, rather than viewing the memory $M$ as an array of $N$ values $M_0, \ldots, M_{N-1}$, we can instead view it as implementing a key-value store $((\text{key}_0, \text{val}_0), \ldots)$ where the keys are $(\log N)$-bit integers. We discuss this further in Section 5.1.

3.3 ZK Proofs of RAM Programs

One immediate application of ZKarray is for ZK proofs of RAM-based computation. We present an appropriate ideal functionality $F_{ZK-RAM}$ in Figure 6. Our ideal functionality is very flexible in terms of how the memory for the RAM program is initialized: some of the values stored in memory may be known only to the prover, while others may be public values (aka constants) known to both the prover and the verifier. As is typical in the setting of RAM-based computation, we leak the running time of $\Pi(M_0, \ldots, M_{N-1})$ to the verifier; if such leakage is not acceptable, then the running time of $\Pi$ can always be padded to an upper bound on its value.

Figure 7 gives a protocol realizing $F_{ZK-RAM}$ in the $F_{ZK-array}$-hybrid model. The protocol is the natural one: the parties rely on $F_{ZK-RAM}$ for all memory accesses, and thus the only additional step is for $P$ to convince the verifier at every step that it is executing the next-instruction function $\Pi$ correctly (cf. Section 2.3). Importantly, our protocol makes only $O(N + T)$ calls to $F_{ZK-array}$.

Theorem 3. The protocol in Figure 7 perfectly realizes $F_{ZK-RAM}$ in the $F_{ZK-array}$-hybrid model.

4 A RISC CPU Supporting Efficient ZK Proofs

Rather than design a dedicated RAM program $\Pi$ for each specific problem one wants to solve, it is more typical in practice to have a dedicated CPU (which is itself a RAM program) and to then express the problems one wants to solve using assembly-language code to be executed by that CPU. Although there exist other CPUs designed for ZK proofs, they are optimized for specific ZK protocols and will not give optimal performance when using our protocol. (E.g., the TinyRAM
**Functionality $F_{ZK-RAM}$**

**Inputs:** On receiving $(\text{Input}, x)$ from the prover, store $x$ and send $[x]$ to each party.

**Constants:** On receiving $(\text{Const}, x)$ from both parties, store $x$ and send $[x]$ to each party.

**RAM program satisfiability:** Upon receiving $(\Pi, W, N, [M_0], \ldots, [M_{N-1}])$ from the parties, where $M_i \in \{0, 1\}^W$ and $\Pi$ is a RAM program, compute $y := \Pi(M_0, \ldots, M_{N-1})$ and send $y$ to $V$. If $V$ is corrupted, also send to $V$ the number of steps executed during the computation.

Figure 6: Ideal functionality for RAM-based ZK proofs.

**Protocol $\Pi_{ZK-RAM}$**

**Inputs** and **Constants** are handled using $F_{ZKarray}$ in the natural way.

**RAM program satisfiability:** $\mathcal{P}$ and $V$ have $\Pi, W, N, [M_0], \ldots, [M_{N-1}]$, with $M_i \in \{0, 1\}^W$. Let $T$ be the number of steps in the execution of $\Pi(M_0, \ldots, M_{N-1})$.

1. $\mathcal{P}$ and $V$ send $(\text{Init}, W, N, T)$ to $F_{ZKarray}$. They also send $(\text{Const}, \text{Write})$, $(\text{Const}, \text{start})$, and $(\text{Const}, 0^W)$ to $F_{ZKarray}$, which returns $[\text{Write}], [\text{start}],$ and $[0^W]$ to each party.

2. For $i \in [N]$, $\mathcal{P}$ and $V$ do: (1) send $(\text{Const}, i)$ to $F_{ZKarray}$, which returns $[i]$ to each party; (2) send $(\text{Access}, [\text{Write}], [i], [M_i])$ to $F_{ZKarray}$, which returns $[M_i]$ to each party.

3. $\mathcal{P}$ runs $\Pi(M_0, \ldots, M_{N-1})$. Specifically, it sets $st := \text{start}$ and $d := 0^W$, and then until termination does:
   - Compute $(op, \ell, d', st') := \Pi(st, d)$. Also use $F_{ZKarray}$ to generate $[op], [\ell], [d']$, and $[st']$, and prove to $V$ that $\Pi(st, d) = (op, \ell, d', st')$. If $F_{ZKarray}$ returns 0 then $V$ outputs 0 and aborts; otherwise, both parties set $[st] := [st']$. Then:
     - If $op = \text{Stop}$ then $\mathcal{P}$ sends Stop to $V$ and uses $F_{ZKarray}$ to prove $(op = \text{Stop}) \land (d' = 1)$. $V$ outputs what it receives from $F_{ZKarray}$ and halts.
     - Otherwise (i.e., if $op \in \{\text{Read}, \text{Write}\}$), $\mathcal{P}$ and $V$ send $(\text{Access}, [op], [\ell], [d'])$ to $F_{ZKarray}$, which returns $[M]$ to each party. $\mathcal{P}$ and $V$ set $[d] := [M]$ and continue.

Figure 7: RAM-based ZK proofs in the $F_{ZKarray}$-hybrid model.

CPU [BCG+13, BCTV14, WSR+15] is optimized for zk-SNARKs and is thus a poor match for ZK proofs operating on RAM programs expressed as boolean circuits.) To achieve good performance, we design our own CPU and associated instruction set architecture (ISA). We design the ISA to be (1) expressive, so that it can run computations efficiently, yet (2) simple so that it can be represented by a small boolean circuit. Our ISA contains only 13 instructions but can simulate almost all MIPS-I instructions within 1–3 cycles. Below, we discuss the details of our ISA and its semantics. In Section 4.2, we discuss how to optimize our ZK protocol for the CPU we designed.
4.1 Overview of the CPU

**Architecture overview.** Our architecture follows the traditional MIPS design and contains a program counter $pc$, a set of 32 registers $R$, main memory $M_d$, and program memory $M_p$. We set the word size to 32 bits, i.e., all entries in $R$, $M_d$, and $M_p$ are 32-bit values, and instructions are all 32 bits long. The lengths of $M_d$ and $M_p$ may vary, but we assume in our implementation that they have length at most $2^{32}$. The following steps are executed in each cycle:

1. The next instruction $I$ is read from $M_p$ at the location specified by $pc$ (i.e., $M_p[pc]$).
2. The values of the register at certain locations (that depend on $I$) are read.
3. A computation (that depends on $I$) is done using the register values just read, and the values of other registers as well as the $pc$ may be updated.
4. If $I$ is a memory instruction, then certain locations in memory (depending on $I$) are read/written.

Note that the above is a special case of the generic RAM execution described in Section 2.3.

**Details of our instruction set.** All instructions are 32 bits long. The first five bits contain the opcode (specifying the instruction), and the next three sets of five bits specify operands, namely, indices of the registers $R$ that will be utilized to carry out the instruction. The rest of the bits in each instruction are used in different ways. Pictorially:

<table>
<thead>
<tr>
<th>opcode</th>
<th>tar</th>
<th>src0</th>
<th>src1</th>
<th>imm</th>
</tr>
</thead>
<tbody>
<tr>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>12 bits</td>
</tr>
</tbody>
</table>

Our instruction set is presented in Table 1. Note that unless explicitly specified (i.e., for PC and JMP), all instructions also increment the program counter by 1. Summarizing:

1. **ADD, SUB, MUL, and XOR** read input values from the two source registers ($src_0$ and $src_1$), perform an arithmetic operation, and write the result to the target register ($tar$).

2. **NLG** is similar to the above, except that it also uses three bits in $imm$ to allow for other operations. For example, if $imm[0:2]$ are all zero then it corresponds to bit-wise AND, while if $imm[0:2]$ are all one then it corresponds to bit-wise OR.

3. **MSK** generates a bit mask with a number of ones ranging from 1 to 32 (depending on the value of a source register). For example, if the source register $R[src_1]$ is equal to 5, the result would be 00000000 00000000 00000000 00011111. All the bits can further be flipped based on the value of $imm[0]$. Together with the next instruction, this enables many types of shift operations.

4. **CSF** represents the cyclic shift instruction. It performs a cyclic right shift on the value $R[src_0]$ based on the value stored in $R[src_1]$. For example, if $R[src_0] = 00001111 00000111 00000011 00000001$ and $R[src_1] = 8$, then the result would be 00000001 00001111 00000111 00000001. Note that a cyclic right shift automatically supports cyclic left shift (e.g., shifting right by 31 is the same as shifting left by 1). We can also use this to support a logical shift by performing MSK followed by a bit-wise AND. See Appendix A for further discussion.
<table>
<thead>
<tr>
<th>opcode</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ADD</strong></td>
<td>$R[\text{tar}] \leftarrow R[\text{src0}] + R[\text{src1}]$</td>
</tr>
<tr>
<td><strong>SUB</strong></td>
<td>$R[\text{tar}] \leftarrow R[\text{src0}] - R[\text{src1}]$</td>
</tr>
<tr>
<td><strong>MUL</strong></td>
<td>$R[\text{tar}] \leftarrow R[\text{src0}] \cdot R[\text{src1}]$</td>
</tr>
<tr>
<td><strong>XOR</strong></td>
<td>$R[\text{tar}] \leftarrow R[\text{src0}] \oplus R[\text{src1}]$</td>
</tr>
<tr>
<td><strong>NLG</strong></td>
<td>$R[\text{tar}] \leftarrow (R[\text{src0}] \oplus \text{imm}[0]) \land (R[\text{src1}] \oplus \text{imm}[1]) \oplus \text{imm}[2]$</td>
</tr>
<tr>
<td><strong>MSK</strong></td>
<td>$R[\text{tar}] \leftarrow ((1 \ll R[\text{src1}]) - 1) \oplus \text{imm}[0]$</td>
</tr>
<tr>
<td><strong>CSF</strong></td>
<td>$R[\text{tar}] \leftarrow R[\text{src0}] \gg R[\text{src1}]$</td>
</tr>
<tr>
<td><strong>PUT</strong></td>
<td>$R[\text{tar}] \leftarrow \text{src0} \parallel \text{src1} \parallel \text{imm}$</td>
</tr>
<tr>
<td><strong>CMV</strong></td>
<td>$R[\text{tar}] \leftarrow \begin{cases} R[\text{src1}] &amp; \text{if } (R[\text{src0}] \neq 0 \lor \text{imm}[0]) \land \text{imm}[1], \ R[\text{tar}] &amp; \text{otherwise} \end{cases}$</td>
</tr>
<tr>
<td><strong>PC</strong></td>
<td>$R[\text{tar}] \leftarrow \text{pc}; \text{pc} \leftarrow \text{pc} + 1$</td>
</tr>
<tr>
<td><strong>JMP</strong></td>
<td>$\text{pc} \leftarrow \begin{cases} R[\text{src1}] &amp; \text{if } (R[\text{src0}] \neq 0 \lor \text{imm}[0]) \lor \text{imm}[1], \ \text{pc} + 1 &amp; \text{otherwise} \end{cases}$</td>
</tr>
<tr>
<td><strong>LDW</strong></td>
<td>$R[\text{tar}] \leftarrow M[R[\text{src0}] + \text{imm}]$</td>
</tr>
<tr>
<td><strong>STW</strong></td>
<td>$M[R[\text{src0}] + \text{imm}] \leftarrow R[\text{src1}]$</td>
</tr>
</tbody>
</table>

Table 1: **Our CPU instruction set.** \text{imm} is a 12-bit vector and \text{imm}[i] refers to the \text{i}th bit in \text{imm}. We define the XOR of a vector \text{v} and a bit \text{b} to be the vector \text{w} = \text{v} \oplus \text{b}[\text{i}].

5. **PUT** loads an immediate value to the target register. To maximize the length of the value, we treat \text{src0}||\text{src1}||\text{imm} as one long immediate value.

6. **CMV** is a *conditional move* instruction. If \((\text{imm}[0], \text{imm}[1]) = (\_0, 0)\), it acts as a NO-OP; if \((\text{imm}[0], \text{imm}[1]) = (1, 1)\), it is an unconditional move; if \((\text{imm}[0], \text{imm}[1]) = (0, 1)\), it is a conditional move.

7. **PC** puts the value of the program counter in the target register and then increments the program counter as usual.

8. **JMP** represents a *conditional jump* instruction. It also has multiple modes of execution: if \text{imm}[1] = 1, then this is an unconditional jump; if \text{imm}[1] = 0, then this is a conditional jump and the value of \text{imm}[0] decides if the condition is on equality or inequality. Note that the condition here is the same as in **CMV**.

9. **LDW** and **STW** are memory-access instructions. **LDW** loads a word from memory to a register and **STW** stores a word from a register to memory. The memory address to read or write is determined by the sum of a source register and the immediate value. **LDW** and **STW** reference the same location in memory. Thus, they can both be supported using only one memory access per CPU cycle.

In Appendix A, we show that our instruction set can emulate almost all MIPS-I instructions (with the exception of, e.g., interrupt instructions), most using only 1–3 cycles.

**ZK proof for our RISC CPU.** The circuit corresponding to a cycle of our CPU accesses the program memory once, the register array three times, and the main memory once; it then computes all instructions in parallel and performs a multiplexer on the results. Below, we describe the details of our ZK protocol (in the \((\mathcal{F}_{\text{RO-Zarray}}, \mathcal{F}_{\text{Zarray}})-\text{hybrid model}) when applied to our CPU.
• $\mathcal{P}$ locally simulates the computation to obtain the number of cycles $T$, and sends $T$ to $\mathcal{V}$.

• Both parties use $F_{RO-ZKarray}$ to initialize a read-only array containing the program, and use $F_{ZKarray}$ to initialize two read/write arrays for the main memory (namely $F_{MEM}^{ZKarray}$) and for the registers (namely $F_{REG}^{ZKarray}$). Both parties set $[pc] = 0$.

• The parties execute the following $T$ times.

1. Both parties use $F_{RO-ZKarray}$ to obtain $[I]$ such that $I = M_p[pc]$. Both parties parse $[I]$ as $([\text{opcode}], [\text{tar}], [\text{src0}], [\text{src1}], [\text{imm}])$.

2. Both parties use $F_{REG}^{ZKarray}$ to read $[R[\text{src0}]]$ and $[R[\text{src1}]]$ from the register array.

3. $\mathcal{P}$ locally computes a bit $\text{op}$ and an integer $\text{addr}$ such that $\text{op} = \text{Write}$ only if $\text{opcode} = \text{STW}$, and $\text{addr} = R[\text{src0}] + \text{imm}$. The parties authenticate these values to get $[\text{op}]$ and $[\text{addr}]$, and $\mathcal{P}$ proves that they were computed correctly.

4. $\mathcal{P}$ sends $(\text{Access}, [\text{op}], [\text{addr}], [R[\text{src1}]])$ to $F_{MEM}^{ZKarray}$ and $\mathcal{V}$ sends $(\text{Access}, [\text{op}], [\text{addr}], [R[\text{src1}]])$ to $F_{ZKarray}^{MEM}$, which returns $[p]$ to both parties. For $\text{LDW}$, $p$ is the value $M[\text{addr}]$ that would be written to a register in the next step.

5. The parties, using outputs from previous steps, verify a circuit that computes all instructions and then uses a multiplexer (based on $[\text{opcode}]$) to obtain the output. They then use $F_{ZKarray}^{REG}$ to write this value to $R[\text{tar}]$.

6. $\mathcal{P}$ updates the program counter (incrementing it unless $\text{opcode} = \text{JMP}$ and the jump condition holds, in which case $pc$ is set equal to $R[\text{src0}]$), and proves that this was done correctly.

4.2 Further Optimizations

We optimized our instruction set and our ZK protocol to allow for several optimizations.

Implementing the $\text{MSK}$ instruction. The one-hot encoding of a log $n$-bit (non-negative) integer $x$ is the $n$-bit vector $V \in \{0,1\}^n$ that is zero everywhere except that $V[x] = 1$. Let $\text{OneHot}_n$ be the function that maps $x \in \{0,1\}^{\log n}$ to its one-hot encoding. We give a recursive construction of a boolean circuit for $\text{OneHot}_n$ that uses $n - 1$ AND gates. First, we have $\text{OneHot}_2(x) = x||(x \oplus 1)$. Furthermore,

$$\text{OneHot}_n(x) = \begin{cases} (x||\log n - 1) & \text{if } r \| 0^{n/2} \text{ else } 0^{n/2} \| r, \\
\end{cases}$$

where $r = \text{OneHot}_{n/2}(x[0: \log n - 2])$. Given $r$, the above can be computed using $n/2$ AND gates, implying that $\text{OneHot}_n$ can be computed using $n-1$ AND gates.

We can use this idea to implement the $\text{MSK}$ instruction using $n - 1$ AND gates as follows: (1) compute the one-hot encoding of the lowest 5 bits of $R[\text{src1}]$ to obtain $e \in \{0,1\}^{32}$, then (2) compute the mask $r \in \{0,1\}^{32}$ by setting $r[31] = e[31]$ and for $i < 31$, $r[i] = r[i + 1] \oplus e[i]$.

Efficient ZK for CSF. We are not aware of a boolean circuit implementing an $n$-bit cyclic shift using fewer than $n \log n$ AND gates. Here, we show an approach suitable for our ZK protocol that does not directly use a boolean circuit. The key observation is that the cyclic shift operation can be verified using $n$ inner products; since inner products are degree-two polynomials, they can be efficiently verified using QuickSilver [YSWW21].

Specifically, suppose the parties hold authenticated values $[u], [v]$ where $u \in \{0,1\}^n, v \in \{0,1\}^{\log n}$; their goal is to compute $[u \gg v]$ without allowing $\mathcal{P}$ to cheat. Our approach works as follows:

1. The parties compute $[V]$, where $V \in \{0,1\}^n$ is the one-hot encoding of $v$; as discussed above, this can be computed using $n - 1$ AND gates.
2. $P$ locally computes $U := u \gg v$, and generates $[U]$. Then, $P$ proves that $\langle [u], [V] \ll i \rangle = [U[i]]$ for all $i \in [0, n - 1]$.

In the context of our CPU, the one-hot encoding of $v = R[src1]$ is anyway computed as part of the MSK instruction, so the additional cost of supporting CSF is small.

**Instruction multiplexing.** After evaluating all the instructions, our CPU circuit runs an 11-way multiplexer to determine the (possibly) updated value of $R[tar]$. (Only 11 of our instructions modify $R[tar]$.) We verify its evaluation as follows. Let $s_0, \ldots, s_{10} \in \{0, 1\}^{32}$ be the results of the 11 relevant instructions, and let $opcode$ denote the opcode of the actual instruction in this step (the parties already hold authenticated values for all of them); our goal is to obtain an authenticated sharing of $s_{opcode}$. We first convert $opcode$ into its one-hot encoding $v$. Letting $S$ be the matrix whose $i$th column is $s_i$, we then have $S \cdot v = s_{opcode}$. Verifying this matrix-vector multiplication involves evaluating 32 inner products, and so can be done efficiently.

**Delaying expensive instructions.** Certain instructions in our instruction set (namely MUL, CSF, LDW, and STW) incur a substantially higher computational cost than others. Inspired by [WGMK16], we improve the performance of our CPU by implementing a simple scheme that reduces the overhead of those expensive instructions. The basic idea is that expensive instructions are no longer carried out in every CPU cycle of the CPU, but are instead only evaluated every $n$th cycle (where $n$ is a public parameter called the delay). If an expensive instruction is supposed to be executed “off cycle,” its evaluation is delayed by up to $n - 1$ cycles.

## 5 Evaluation

We evaluate the performance of our protocols and compare them with relevant prior work. We incorporated the ZK proof for polynomials [YSWW21] in both protocols, as discussed in Section 3.1 and 3.2. All our experiments were performed by running our protocols between two AWS EC2 m5.2xlarge machines. We conduct experiments on RO-ZKarray and ZKarray to demonstrate their computational/communication efficiency. Then, we benchmark the performance of our CPU based on RO-ZKarray and ZKarray. We report microbenchmarks of all protocols to show the performance of the major components. We will make our code available at EMP-toolkit [WMK16].

### 5.1 Performance of RO-ZKarray and ZKarray

We first explore the performance of our protocols for private array access. Here, all performance numbers are averaged over one million accesses and we fix $W = 32$.

**Memory-access time.** We measure the performance of our memory-access protocols as a function of the memory size $N$ in different network settings. As shown in Figure 8, for both RO-ZKarray and ZKarray the average time per memory access grows very slowly with $N$. Even when the network is throttled to 25 Mbps, the average access time of RO-ZKarray increases only slightly from roughly 14.4 to 20.4 microseconds as $N$ increases from $2^5$ to $2^{20}$. Both RO-ZKarray and ZKarray are much more efficient than a linear scan over the memory. A linear scan would need at least $N \cdot W$ AND gates; giving a ZK proof on the corresponding circuit would be slower than our protocol for all $N$ that we tested. For example, when $N = 2^5, W = 32$, applying the best circuit-based ZK protocol to a linear scan would take 70–100 $\mu$s, which is more than 7× slower than our protocol.

As discussed in Section 3.2, ZKarray can also be used to implement a key-value store, where keys take the place of addresses. The complexity of ZKarray depends mainly on $N + T$, the number of items stored, while expanding the key size does not significantly affect the overall performance.
We also explore the performance in this case. In Figure 9, we show the performance when the key size ranges from 21 bits to 30 bits while the number of items stored is fixed to one million.

**Comparison to BubbleRAM and BubbleCache.** In Figure 10, we compare the communication complexity of ZKarray with that of BubbleRAM and BubbleCache [HK20a, HYD+21], which both offer similar functionality. (Note, however, that BubbleCache allows for input-dependent cache misses, and the reported performance of BubbleCache considers a cache miss rate as high as 10%.) We also include the communication cost of linear scan as a baseline. ZKarray not only uses the least communication of any of these protocols, but also scales best with increasing $N$. As $N$ ranges from $2^{20}$ to $2^{30}$, the per-access communication of BubbleRam (resp., BubbleCache) goes from 2025 (resp., 202) bytes to 4556 (resp., 303) bytes; for ZKarray, the communication goes from 33 to 35 bytes, an improvement of 62–130× (resp., 6–8×).

**Microbenchmarks.** We benchmark the performance of the main components of our protocols for a memory access in Table 2, for network bandwidths of 25, 50, and 100 Mbps. For RO-ZKarray, we set $N = 2^{15}$. For ZKarray, we set $N = 2^{15}, T = 2^{25}$. "Access" refers to the step where $P$ authenticates values. "Check consistency" refers to the step where $P$ verifies an adjacent tuple in the list $L'$. "Check set equality" refers to verifying equality of $L$ and $L'$, and is amortized over the size of these lists.
5.2 ZK Proofs for Our CPU

Here we benchmark the performance of our ZK protocol when applied to our CPU. Unless specified otherwise, the network bandwidth is 100 Mbps.

CPU Performance. We implemented our CPU and evaluated it with varying configurations of the program size and memory capacity. Results for per-cycle execution time are shown in Figure 11. The execution time increases very slowly as the program size grows, and hardly increases at all as a function of the memory capacity. As with execution time, communication per cycle increases only slightly as the program size grows. With a main memory of size $2^{24}$, each cycle requires communication of roughly 320 bytes. This is more than a $12.5\times$ improvement compared to BubbleCache, which communicates about 4000 bytes even with a memory of size $2^{17}$.

We also experimented with different settings for the CPU instruction delay $n$. Recall this means we only execute certain expensive instructions every $n$th cycle (see Section 4.2). Results are in Table 3. We see that increasing the delay substantially reduces the average per-cycle execution time, though of course the overall impact of the delay will depend on the program being executed and, in particular, how often that program relies on expensive instructions.
Figure 11: **ZK proofs for execution of our CPU.** The numbers reported are the execution time per CPU cycle, averaged over $2^{20}$ cycles.

![Graphs showing execution time](image)

(a) Program size $2^{10}$

(b) Program size $2^{20}$

Table 3: **Effect of delay on communication.** Numbers reflect bytes of communication per CPU cycle. All experiments used main memory of size $2^{24}$.

<table>
<thead>
<tr>
<th>log(program size)</th>
<th>Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>311</td>
</tr>
<tr>
<td>16</td>
<td>315</td>
</tr>
<tr>
<td>20</td>
<td>338</td>
</tr>
</tbody>
</table>

**Microbenchmarks.** When executing our CPU, we use RO-ZKarray to access the program memory, and use ZKarray to access the registers and the main memory. We report the various access times, under network bandwidths ranging from 25 to 500 Mbps, in Table 4. We observe that computation becomes the bottleneck once the bandwidth is 100 Mbps (since the performance does not improve as the bandwidth increases further). In all cases we use a 32-bit word size. We use ZKarray with $T = 2^{14}$ to emulate access to the registers. (This means that $2^{14}$ accesses to the registers are supported; once the upper bound is reached, we must refresh the structure). For the main memory, we set $N = 2^{20}$ bits and $T = 2^{25}$.

<table>
<thead>
<tr>
<th>Memory</th>
<th>Index size (bits)</th>
<th>25 Mbps</th>
<th>50 Mbps</th>
<th>100 Mbps</th>
<th>500 Mbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program</td>
<td>15</td>
<td>16.52</td>
<td>11.83</td>
<td>10.05</td>
<td>10.04</td>
</tr>
<tr>
<td>Register</td>
<td>5</td>
<td>15.15</td>
<td>9.43</td>
<td>8.26</td>
<td>8.24</td>
</tr>
<tr>
<td>Main</td>
<td>20</td>
<td>21.61</td>
<td>14.88</td>
<td>13.38</td>
<td>13.36</td>
</tr>
</tbody>
</table>

Table 4: **Memory-access time for different memory components.** The numbers represent the average access time, in microseconds.
5.3 Customized RAM-based Protocols

While our CPU can be used for general-purpose RAM computation, in some cases better efficiency is possible using a customized protocol. We explore two such examples here. All experiments described in this section were run over a 100 Mbps network.

**ZK proof of regular expression matching.** In this application we assume the prover has generated a commitment $com$ to a string $s \in \Sigma^n$, and wants to prove to the verifier that $s$ matches a public regular expression $R$. That is, the prover wants to prove knowledge of $s$, $decom$ such that

$$\text{Open}(com, s, decom) = 1 \land \text{RegexMatch}(s, R) = \text{Accept}.$$  

To do this, we first convert the regular expression to a DFA with $S$ states, and then represent the transitions of the DFA using a matrix of size $|\Sigma| \times S$, which we flatten to an array $M$. See Figure 12.

![DFA diagram](image)

(a) DFA for the regular expression $a(ab|bb)^*a$.

(b) Matrix corresponding to the DFA.

**Figure 12: Representing a DFA as an array.** In this example, the final array representing the DFA is $M = \{1, 0, 3, 2, 0, 1, 0, 1\}$.

Taking $\Sigma = \{0, \ldots, |\Sigma|\}$ and assuming $V$ knows $n$, our protocol then proceeds as follows:

1. The parties initialize $\mathcal{F}_{\text{RO-ZKarray}}$ to contain $M$.

2. $\mathcal{P}$ generates $\{[s_i]_{i \in [n]}\}$ and $[decom]$ and proves that $\text{Open}(com, [s_0], \ldots, [s_{n-1}], [decom]) = 1$.

3. The parties set $\text{cur} := 0$ and generate $[\text{cur}]$. Then for $i \in [n]$ they do:
   
   (a) Compute $[\ell] := [\text{cur}] \cdot |\Sigma| + [s_i]$.
   
   (b) Use $\mathcal{F}_{\text{RO-ZKarray}}$ to read $M_\ell$ and set $[\text{cur}] := [M_\ell]$.

4. Prove that $[\text{cur}] = |S| - 1$.

The cost of the protocol is dominated by $n$ read-only memory accesses. We implement this protocol using SHA-256 for the commitment. With $n = 128$, $|\Sigma| = 4$, and $S = 20$, the total time to execute the protocol was 2.7 ms, and increasing $S$ to 2,000 only increased the running time to 3.1 ms. In both cases, the time to verify the commitment was the same (1.6 ms), and only the time required to run the DFA changed.
Proving the preimage of a memory-hard hash function. In our second application, we have $P$ prove knowledge of a preimage of scrypt, a memory-hard hash function that was designed specifically so that its evaluation requires many random accesses to memory. The core of scrypt is ROMix, which involves $O(N)$ evaluations of the 8-round Salsa20 hash function (where $N$ is a hardness parameter) and a set of read-only accesses on values that are computed using Salsa20. Here we focus on the performance of computing ZK proofs for ROMix; see Table 5. We use the default parameters ($r = 8, p = 1$) and let the hardness $N$ (which equals the length of the memory array) range from 4 to 10. ROMix uses a 1024-bit word size. Since our current implementation only supports a maximum word size of 64 bits, we replace a single memory access using a 1024-bit word size with 16 memory accesses using a 64-bit word size. By natively supporting a larger word size it should be possible to further improve performance.

<table>
<thead>
<tr>
<th>$N$</th>
<th>4</th>
<th>16</th>
<th>64</th>
<th>256</th>
<th>1024</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prove Salsa20 (s)</td>
<td>0.07</td>
<td>0.29</td>
<td>1.17</td>
<td>4.69</td>
<td>18.79</td>
</tr>
<tr>
<td>ZK array access (s)</td>
<td>0.01</td>
<td>0.036</td>
<td>0.14</td>
<td>0.57</td>
<td>2.34</td>
</tr>
<tr>
<td>Total (s)</td>
<td>0.08</td>
<td>0.326</td>
<td>1.31</td>
<td>5.26</td>
<td>21.13</td>
</tr>
</tbody>
</table>

Table 5: ZK proofs of scrypt.

Acknowledgements

This material is based on work supported in part by DARPA under Contract Nos. HR001120C0087 and HR00112020025. The views, opinions, and/or findings expressed are those of the author(s) and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government. Work of Jonathan Katz was also supported by NSF award #1563722. Work of Rafail Ostrovsky was also supported by NSF award #2001096, US-Israel BSF grant 2015782, a Google Faculty Award, a JP Morgan Faculty Award, an IBM Faculty Research Award, a Xerox Faculty Research Award, an OKAWA Foundation Research Award, a B. John Garrick Foundation Award, a Teradata Research Award, a Lockheed-Martin Research Award, and the Sunday Group. Work of Xiao Wang was also supported by NSF award #2016240, and research awards from Facebook and PlatON Network. Distribution Statement “A” (Approved for Public Release, Distribution Unlimited).

References


21


A Simulation of MIPS-I Instructions

Below we provide explanations of how the MIPS instructions listed in Table 6 can be simulated using our CPU. (When simulation is straightforward we are brief, but for some of the more complex cases we provide details of the simulation.)

- Arithmetic and logical Instructions: Most of these are trivially supported by our arithmetic and logical operations. One notable exception is \texttt{div}. However, \( P \) can give a ZK proof that \( c = a/b \) by proving that \( c \cdot b = a \) using the \texttt{MUL} command. MIPS operations that act on immediate values can be simulated by two of our instructions by first performing a \texttt{PUT} and then performing the desired arithmetic or logical operation. Of note, the MIPS \texttt{mult} command fills two registers to allow for the computation of 64-bit products. Our CPU does not support this operation directly, though it can be simulated by breaking down the multiplicands and performing multiple \texttt{MUL} operations. Logical shift operations are slightly more complex: first we use \texttt{CSF} to rotate the bits of the register, followed by \texttt{MSK} and \texttt{NLG} to perform bitwise AND in order to zero out the appropriate bits. Arithmetic shift operations add an additional layer of complexity, since we must determine whether the original value is positive or negative in order to preserve the sign.

Suppose we are given registers \( \$a \) and \( \$n \) containing values \( a \) and \( n \), where \( a \) is the value to be shifted and \( n \) is the shift amount. Simulation of \texttt{srav} can then be performed as follows:

1. Use \texttt{PUT} to put the value 1 in a register;
2. Use \texttt{PUT} to put the value 0 in a register;
3. Use \texttt{MSK} to put the string \( 1 || 0^{31} \) in register \( \$x \) (using the register previously set to 1);
4. Use \texttt{MSK} to put the string \( 1^n || 0^{32-n} \) in register \( \$y \) (using the given register containing \( n \));
5. Use \texttt{MSK} to put the string \( 0^n || 1^{32-n} \) in register \( \$p \) (using the given register containing \( n \));
6. Use \texttt{MSK} to put the string \( 0^{32} \) in register \( \$z \) (using the register previously set to 0);
7. Use \texttt{NLG} to perform a bitwise AND on registers \( \$a \) and \( \$x \), saving the result in register \( \$w \);
8. Use \texttt{CMV} to perform the operation \( \$z \leftarrow \$y \) if \( \$w \neq 0 \), else do nothing;
9. Use \texttt{CSF} to rotate \( a \) by \( n \) bits, saving the result in register \( \$r \);
10. Use \texttt{NLG} to perform a bitwise AND on registers \( \$r \) and \( \$p \), saving the result in register \( \$r \);
11. Use \texttt{NLG} to compute \( \$z \) OR \( \$r \) as the final result.

The first six steps initialize necessary registers. Step 7 checks whether \( a \) is negative, and step 8 conditionally moves the string \( 1^n || 0^{32-n} \) into a register if \( a \) is negative. Step 9 rotates \( a \) by the appropriate number of bits, and step 10 zeros out the bits that were shifted in on the right. Finally, step 11 fills the zeroed bits with 1s if \( a \) was negative, and leaves them as 0s otherwise. The \texttt{sra} instruction can similarly be simulated using one additional \texttt{PUT} instruction.
Table 6: Simulation of MIPS instructions by our CPU. Here we list supported MIPS operations and the number of cycles in which our CPU can simulate them. Unsigned MIPS operations are omitted, since our CPU always uses signed operations. Since our CPU instruction set is word-based, while MIPS is byte-based, some MIPS byte-manipulation instructions are omitted or modified for clarity. We note that while our JMP instruction does not directly support labels, it performs functionally equivalent behavior by jumping to the index of a particular instruction in the program. Allowing for these omissions and modifications, our CPU is able to simulate the entire MIPS instruction set other than Exception and Interrupt instructions. See text for details.
• Constant-manipulating instructions: The MIPS lhi instruction loads an immediate value into the upper half of a register. Given a register value $a$ and an immediate value $imm$, lhi can be simulated as follows:

1. Use PUT to load $imm$ into a register;
2. Use PUT to load the value 16 into a register;
3. Use MSK to load the string $0^{16}||1^{16}$ into a register (using the register previously set to 16);
4. Use NLG to compute the bitwise AND of the previous two values and load the first 16 bits of $imm$ into a register;
5. Use CSF to rotate those bits of $imm$ by 16;
6. Use NLG to compute the bitwise AND of $a$ and $0^{16}||1^{16}$ and load the first 16 bits of $a$ into a register;
7. Use XOR to combine the bits of $imm$ with the bits of $a$.

Simulating llo follows similarly.

• Comparison instructions: For two integers $a, b$, the prover can show that $a \leq b$ holds as follows:

1. Use SUB to compute $b - a$ and store the result in register $x$;
2. Use PUT to put the value 1 in a register;
3. Use MSK to get the string $1||0^{31}$ and store it in register $y$ (using the register previously set to 1);
4. Use NLG to take the bitwise AND of $x$ and $y$.

If the resulting string is $0^{32}$ then $b - a \geq 0$, and thus $a \leq b$. If it is instead $1||0^{31}$, then $a > b$. The CSF command can additionally be used to rotate the 31st bit to the 0th position, for a final result of 1 if $a > b$ and 0 otherwise.

• Branch instructions: The MIPS beq and bne instructions are straightforwardly simulated using a PUT followed by JMP. The bgtz and blez instructions can be simulated by first using MSK and NLG to isolate the most significant bit (as shown above in the simulation of comparison instructions) and then using PUT followed by JMP.

• Jump instructions: The j instruction is also straightforwardly simulated using PUT and then JMP. The jr instruction is exactly replicated by JMP with the correct parameters in imm. Further, jalr is simulated by PC followed by JMP, and similarly jal is simulated by first performing a PUT and then doing the same.

• Load and store instructions: These can be simulated straightforwardly with our LDW and STW instructions.

• Data-movement instructions: These are straightforwardly simulated using CMV.

• Exception and interrupt instructions: We do not currently support these instructions, and we envision that the prover would ensure that the executed code does not contain them.