Ascon PRF, MAC, and Short-Input MAC

Christoph Dobraunig\textsuperscript{3,4}, Maria Eichlseder\textsuperscript{1}, Florian Mendel\textsuperscript{2}, and Martin Schläffer\textsuperscript{2}

\textsuperscript{1}Graz University of Technology, Austria
\textsuperscript{2}Infineon Technologies AG, Germany
\textsuperscript{3}Intel Labs, USA
\textsuperscript{4}Lamarr Security Research, Austria

\url{https://ascon.iaik.tugraz.at}

The cipher suite Ascon v1.2 already provides authenticated encryption schemes, hash, and extendable output functions. Furthermore, the underlying permutation is also used in two instances of Isap v2.0, an authenticated encryption scheme designed to provide enhanced robustness against side-channel and fault attacks. In this paper, we enrich the functionality one can get out of Ascon’s permutation by providing efficient Pseudorandom Functions (PRFs), a Message Authentication Code (MAC) and a fast short-input PRF for messages up to 128 bits.

\textbf{Keywords:} Pseudorandom function \cdot MAC \cdot Ascon.

1 Introduction

The Ascon family of authenticated encryption schemes [DEMS14] was first published in the beginning of 2014 as a submission to the CAESAR Competition [Cae14]. After 5 years of public scrutiny, the authenticated encryption schemes Ascon-128 and Ascon-128a (v1.2) [DEMS16] were recommended as the first choice for lightweight applications in the final portfolio of CAESAR for resource-constrained environments. Furthermore, the cipher suite Ascon v1.2 [DEMS21a; DEMS21b] containing Ascon-128 and Ascon-128a, as well as the hash function Ascon-Hash and extendable output function Ascon-Xor, are finalists in the NIST lightweight cryptography (LWC) standardization process [Nat18]. Ascon’s permutation also serves as a basis for two instances of Isap v2.0 [DEM+20; DEM+21], an authenticated encryption scheme designed to provide enhanced robustness against side-channel and fault attacks on algorithmic level. Isap v2.0 is also a NIST LWC finalist.

In this paper, we define two lightweight and efficient pseudorandom function (PRF) families, Ascon-Prf and Ascon-PrfShort. Ascon-Prf processes inputs of arbitrary
length and produces outputs of length up to $2^{32}$ bits. In contrast, \textit{Ascon-PrfShort} operates only on short inputs $\leq 128$ bits producing outputs of short length $\leq 128$ bits. \textit{Ascon-Prf} and \textit{Ascon-PrfShort} are adaptations of the full-keyed sponge (FKS) mode [BDPV07; BDPV12; MRV15; DMV17]. \textit{Ascon-Prf} uses a rate of 256 bits during absorption and a rate of 128 bits in the squeezing phase. Overall, \textit{Ascon-Prf} is an efficient choice for general-purpose lightweight message authentication, so we define the corresponding message authentication code (MAC) \textit{Ascon-Mac} based on \textit{Ascon-Prf}. \textit{Ascon-PrfShort} excels whenever short data needs to be authenticated, e.g., the authentication of pointers, in challenge-response protocols, or protocols that derive symmetric keys of entities from a master key.

2 Specification

In this section, we introduce the state layout and notation for our functions and specify the modes of operation for the PRFs and the MAC.

2.1 State and Notation

Our algorithms operate on a 320-bit state $S$ which is updated using the $a$-round permutation $p^a$. The state $S$ is divided into an outer part of $r$ bits and an inner part of $c$ bits, where the rate $r$ and capacity $c = 320 - r$ depend on the variant.

For the description and application of the round transformations (Section 3), the 320-bit state $S$ is split into five 64-bit words $x_i$, as illustrated in Figure 3a:

$$S = x_0 \parallel x_1 \parallel x_2 \parallel x_3 \parallel x_4.$$ 

Whenever $S$ needs to be interpreted as a byte-array (or bitstring) used in the sponge interface, the array starts with the most significant byte (or bit) of $x_0$ as byte 0 and ends with the least significant byte (or bit) of $x_4$ as byte 39. Table 1 lists the notation.

2.2 Algorithms

\textbf{Pseudorandom functions.} \textit{Ascon-Prf} is parameterized by the key length of $k$ bits, output rate of $r$ bits, internal round number $a$, and maximum output length of $0 < t < 2^{32}$ bits (or $t = 0$ for unlimited output). The algorithm $G_{k,r,a,t}$ takes as its input a secret key $K$ with $k$ bits, input data $M$ of arbitrary length, and a requested output length $\ell \leq t$. It returns an output $T$ of size $\ell$ bits:

$$G_{k,r,a,t}(K, M, \ell) = T.$$ 

\textit{Ascon-PrfShort} is parameterized by the key length $k$ bits, input length $m \leq 128$ bits, internal round number $a$, and output size $t \leq 128$ bits. The algorithm $F_{k,m,a,t}$ takes as its input a secret key $K$ with $k$ bits and some input data $M$ of $m$ bits. It produces an output $T$ of size $t$ bits:

$$F_{k,m,a,t}(K, M) = T.$$
Table 1: Notation used for Ascon’s interface, mode, and permutation

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>K</td>
<td>Secret key K of k ≤ 128 bits</td>
</tr>
<tr>
<td>M, D, T</td>
<td>Message M, data D, output/tag T (in r-bit blocks Mᵢ, Dᵢ, Tᵢ)</td>
</tr>
<tr>
<td>S</td>
<td>The 320-bit state S of the sponge construction</td>
</tr>
<tr>
<td>p, pᵃ</td>
<td>Permutation pᵃ consisting of a update rounds p</td>
</tr>
<tr>
<td>x ∈ {0, 1}ᵏ</td>
<td>Bitstring x of length k (variable if k = *)</td>
</tr>
<tr>
<td>0ᵏ</td>
<td>Bitstring of k bits (variable length if k = *), all 0</td>
</tr>
<tr>
<td></td>
<td>Length of the bitstring x in bits</td>
</tr>
<tr>
<td>xₖ</td>
<td>Bitstring x truncated to the first (most significant) k bits</td>
</tr>
<tr>
<td>xₖ</td>
<td>Bitstring x truncated to the last (least significant) k bits</td>
</tr>
<tr>
<td>x ∥ y</td>
<td>Concatenation of bitstrings x and y</td>
</tr>
<tr>
<td>x ⊕ y</td>
<td>Xor of bitstrings x and y</td>
</tr>
<tr>
<td>x mod y</td>
<td>Remainder in integer division of x by y</td>
</tr>
<tr>
<td>⌈x⌉</td>
<td>Ceiling function, smallest integer larger than x</td>
</tr>
<tr>
<td>pᶜ, pₛ, pₗ</td>
<td>Constant-addition, substitution and linear layer of p = pₗ ◦ pₛ ◦ pᶜ</td>
</tr>
<tr>
<td>x₀, . . . , x₄</td>
<td>The five 64-bit words of the state S</td>
</tr>
<tr>
<td>x₀, . . . , x₄,i</td>
<td>Bit i, 0 ≤ i &lt; 64, of words x₀, . . . , x₄, with x₀ the rightmost bit (LSB)</td>
</tr>
<tr>
<td>x ⊕ y</td>
<td>Bitwise xor of 64-bit words or bits x and y</td>
</tr>
<tr>
<td>x ⊙ y</td>
<td>Bitwise and of 64-bit words or bits x and y (denoted x y in the ANF)</td>
</tr>
<tr>
<td>x ≫ i</td>
<td>Right-rotation (circular shift) by i bits of 64-bit word x</td>
</tr>
</tbody>
</table>

**Message authentication.** Ascon-Mac is parameterized by the key length k bits, output rate r, internal round number a, and tag length t. It specifies an authentication algorithm Aₖ,r,a,t and a verification algorithm Vₖ,r,a,t, both calling Gₖ,r,a,t. The authentication algorithm Aₖ,r,a,t takes as its input a secret key K with k bits and a message M of arbitrary length. It produces a tag T of length t as its output:

Aₖ,r,a,t(K, M) = T.

The verification procedure Vₖ,r,a,t takes as input the key K, message M and tag T, and outputs either pass if the verification of the tag is correct or fail if it fails:

Vₖ,r,a,t(K, M, T) ∈ {pass, fail}.

### 2.3 Recommended Parameter Sets

Table 2 lists our recommended instances for PRFs. Table 2 shows our recommended instance for the MAC and specifies its parameters, including the key size k, the rate r, the maximum tag length t, and the number of rounds a for the permutation pᵃ.

### 2.4 Arbitrary-Length Pseudorandom Functions

The mode of operation of Ascon-Prf is based on full-state keyed sponge modes [BDPV07] such as the DonkeySponge [BDPV12] mode. The PRF is illustrated in Figure 1 and specified in Algorithm 1.
Table 2: Parameters for recommended Pseudorandom Functions (PRF) and Message Authentication Codes (MAC). Unlimited input/output lengths (‘unlim.’) are implicitly limited by the security claim to $\leq 2^{72}$ bits.

<table>
<thead>
<tr>
<th>Name</th>
<th>Algorithms</th>
<th>Bit size of</th>
<th>Rounds</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>key data (block) output (block)</td>
<td>$p^a$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$k$ $m$ $t$ $r$ $a$</td>
<td></td>
</tr>
<tr>
<td>Ascon-Mac</td>
<td>$A_{128,128,12,128}$</td>
<td>128</td>
<td>unlim.</td>
</tr>
<tr>
<td>Ascon-Prf</td>
<td>$G_{128,128,12,0}$</td>
<td>128</td>
<td>unlim.</td>
</tr>
<tr>
<td>Ascon-PrfShort</td>
<td>$F_{128,<em>,12,</em>,128}$</td>
<td>$\leq 128$</td>
<td>128</td>
</tr>
</tbody>
</table>

Figure 1: Pseudorandom Function $G_{k,r,a,t}$ with output length $\ell$ ($\ell \leq t$ or $t = 0$).

2.4.1 Initialization

The 320-bit initial state of Ascon is formed by the secret key $K$ of $k$ bits and an IV specifying the algorithm. The 64-bit IV of Ascon-Prf specifies the algorithm parameters in a similar format as for Ascon, including $k$ and the rate $r$ each written as an 8-bit integer and round number $a$ encoded as an 8-bit integer as $2^7 + a = 80 \oplus a$, followed by the maximum output length of $t$ bits as a 32-bit integer, or $t = 0$ for arbitrarily long output:

$$IV_{k,r,a,t} \leftarrow k \| r \| (1\|0^7) \oplus a \| 0^8 \| t$$

$$S \leftarrow IV_{k,r,a,t} \| K \| 0^{256-k}$$

In the initialization, the $a$-round permutation $p^a$ is applied to the initial state:

$$S \leftarrow p^a(S)$$

2.4.2 Absorb Message

The PRF processes the padded message $M$, in blocks of 256 bits. The padding process appends a single 1 and the smallest number of 0s to $M$ such that the length of the padded message is a multiple of 256 bits. The resulting padded message is split into $s$ blocks of 256 bits, $M_1 \| \ldots \| M_s$:

$$M_1, \ldots, M_s \leftarrow 256\text{-bit blocks of } M \| 1 \| 0^{255-(|M| \mod 256)}$$
Algorithm 1: PRF

$$\text{PRF}_G(k,r,a,t)(K,M,\ell) = T$$

**Input:** key $K \in \{0,1\}^k$, input $M \in \{0,1\}^*$, output bitsize $\ell \leq t$ or $\ell$ arbitrary if $t = 0$

**Output:** output $T \in \{0,1\}^\ell$

**Initialization**

$S \leftarrow p^a(IV_{k,r,a,t} || K \parallel 0^{256-k})$

**Absorbing**

$M_1 \ldots M_s \leftarrow 256$-bit blocks of $M||1||0^*$

for $i = 1, \ldots, s-1$ do

$S \leftarrow p^a(S \oplus (M_i \parallel 0^64))$

$S \leftarrow p^a(S \oplus (M_s \parallel 0^{63} \parallel 1))$

**Squeezing**

$u = \lceil \ell/r \rceil$

for $i = 1, \ldots, u-1$ do

$T_i \leftarrow \lfloor S \rfloor_r$

$S \leftarrow p^a(S)$

$T_u \leftarrow \lfloor S \rfloor_r$

return $[T_1 \parallel \ldots \parallel T_u]_\ell$

The message blocks $M_i$ with $i = 1, \ldots, s - 1$ are processed as follows. Each block $M_i$ is xor-ed to the state $S$, followed by an application of the $a$-round permutation $p^a$ to $S$. For the last message block $M_s$ a single 1 is xor-ed to the state in addition to the message block:

$$S \leftarrow \begin{cases} p^a(S \oplus (M_i \parallel 0^64)) & \text{if } 1 \leq i \leq s - 1 \\ p^a(S \oplus (M_s \parallel 0^{63} \parallel 1)) & \text{if } i = s \end{cases}$$

### 2.4.3 Squeeze Tag

Then the output is extracted from the state in $r$-bit blocks $T_i$ until the requested output length $\ell \leq t$ (or $\ell$ arbitrary if $t = 0$) is completed after $u = \lceil \ell/r \rceil$ blocks. After each extraction (except the last one), the internal state $S$ is transformed by the $a$-round permutation $p^a$:

$$T_i \leftarrow \lfloor S \rfloor_r$$

$$S \leftarrow p^a(S), \quad 1 \leq i \leq u = \lceil t/r \rceil$$

The last output block $T_u$ is truncated to $\ell \mod r$ bits and $[T_1 \parallel \ldots \parallel T_u]_\ell$ is returned.

### 2.5 Message authentication

The message authentication code Ascon-Mac mainly relays inputs to the underlying PRF algorithm $\text{PRF}_G(k,r,a,t)$ and, for verification, checks if the transmitted tag $T$ matches the computed tag $T^*$. The MAC is specified in Algorithm 2.
Algorithm 2: Authentication and verification procedures

**Authentication**

\[ A_{k,r,a,t}(K, M) \]

**Input:** key \( K \in \{0, 1\}^k, k \leq 128 \),
message \( M \in \{0, 1\}^m \)

**Output:** tag \( T \in \{0, 1\}^t \)

\[ T \leftarrow G_{k,r,a,t}(K, M, t) \]

return \( T \)

**Verification**

\[ V_{k,r,a,t}(K, M, T) \]

**Input:** key \( K \in \{0, 1\}^k, k \leq 128 \),
message \( M \in \{0, 1\}^m \),
tag \( T \in \{0, 1\}^t \)

**Output:** pass or fail

\[ T* \leftarrow G_{k,r,a,t}(K, M, t) \]

if \( T = T* \) return pass
else return fail

2.6 Short-Input Pseudorandom Functions

The mode of operation of Ascon-PrfShort is essentially the initialization of Ascon-128 with a different initial value, and the nonce replaced by a single message block \( M \) of length \( m \leq 128 \) bits. The resulting PRF Ascon-PrfShort is illustrated in Figure 2 and specified in Algorithm 3.

![Figure 2: PRF \( F_{k,m,a,t} \) for short inputs](image)

Algorithm 3: Short-input PRF. In an implementation, \( m \) and \( t \) can be inputs (instead of parameters).

**PRF** \( F_{k,m,a,t}(K, M) = T \)

**Input:** key \( K \in \{0, 1\}^k, k \leq 128 \),
input \( M \in \{0, 1\}^m, m \leq 128 \)

**Output:** output \( T \in \{0, 1\}^t \)

\[ S \leftarrow p^a(IV_{k,m,a,t} \parallel K \parallel M \parallel 0^{256-k-m}) \]

\[ T \leftarrow [S]^t \oplus [K]^t \]

return \( T \)

As shown in Algorithm 3, the 320-bit input to \( p^a \) is formed by an IV specifying the algorithm, the secret key \( K \) of \( k \) bits, and the message \( M \) of \( m \) bits. The 64-bit IV of \( F_{k,m,a,t} \) includes the key length \( k \), the size of the input block \( m \), and the size of the output block \( t \), each written as an 8-bit integer, and the round number \( a \) encoded as
an 8-bit integer as $2^6 + a = 40 \oplus a$:

$$IV_{k,m,a,t} \leftarrow k \| m \| (0 \| 1 \| 0^6) \oplus a \| t \| 0^{32}$$

This IV is concatenated with the secret key $K$ and the message $M$. Note that no padding is applied to $M$ and hence, $F_{k,m,a,t}$ only accepts $M$ matching the length $m$. The permutation $p^a$ is applied to this state:

$$S \leftarrow p^a(IV_{k,m,a,t} \| K \| M \| 0^{256-k-m})$$

The last $t$ bits of the state are then extracted as the tag $T$. The additional xor with the key $K$ is performed similarly to the authenticated encryption schemes:

$$T \leftarrow [S]^t \oplus [K]^t$$

3 Permutation

The main component of the PRFs is the 320-bit permutation $p^a$. The permutation iteratively applies an SPN-based round transformation $p$ that in turn consists of three steps; $p_C, p_S, p_L$:

$$p = p_L \circ p_S \circ p_C.$$

The number of rounds $a$ is a tunable security parameter.

For the description and application of the round transformations, the 320-bit state $S$ is split into five 64-bit words $x_i$ as follows: $S = x_0 \| x_1 \| x_2 \| x_3 \| x_4$ (see Figure 3).

Figure 3: The five 64-bit words of the 320-bit state $S$ and operations $p_L \circ p_S \circ p_C$. 
3.1 Addition of Constants

The constant addition step \( p_C \) adds a round constant \( c_r \) to word \( x_2 \) of the state \( S \) in round \( i \) (see Figure 3a). Both indices \( r \) and \( i \) start from zero and we use \( r = i \) for \( p_a \) (see Table 3):

\[
x_2 \leftarrow x_2 \oplus c_r .
\]

Table 3: The round constants \( c_r \) used in each round \( i \) of \( p_a \).

<table>
<thead>
<tr>
<th>( p^12 )</th>
<th>Constant ( c_r )</th>
<th>( p^12 )</th>
<th>Constant ( c_r )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00000000000000f0</td>
<td>6</td>
<td>0000000000000090</td>
</tr>
<tr>
<td>1</td>
<td>00000000000000e1</td>
<td>7</td>
<td>0000000000000087</td>
</tr>
<tr>
<td>2</td>
<td>00000000000000d2</td>
<td>8</td>
<td>0000000000000078</td>
</tr>
<tr>
<td>3</td>
<td>00000000000000c3</td>
<td>9</td>
<td>0000000000000069</td>
</tr>
<tr>
<td>4</td>
<td>00000000000000b4</td>
<td>10</td>
<td>000000000000005a</td>
</tr>
<tr>
<td>5</td>
<td>00000000000000a5</td>
<td>11</td>
<td>000000000000004b</td>
</tr>
</tbody>
</table>

3.2 Substitution Layer

The substitution layer \( p_S \) updates the state \( S \) with 64 parallel applications of the 5-bit S-box \( S(x) \), defined in Figure 4a, to each bit-slice of the five words \( x_0 \ldots x_4 \) (Figure 3b). The S-box is typically implemented in bitsliced form with operations performed on the entire 64-bit words. The lookup table of \( S \) is given in Table 4, where \( x_0 \) is the MSB and \( x_4 \) the LSB.

Table 4: Ascon’s 5-bit S-box \( S \) as a lookup table.

| \( x \) | 0 1 2 3 4 5 6 7 8 9 a b c d e f 10 11 12 13 14 15 16 17 18 19 | 1a 1b 1c 1d 1e 1f |
|\( S(x) \) | 4 b 1f 14 1a 15 9 2 1b 5 8 12 1d 3 6 1c 1e 13 7 e 0 d 11 18 10 c 1 19 16 a f 17 |
3.3 Linear Diffusion Layer

The linear diffusion layer $p_L$ provides diffusion within each 64-bit word $x_i$ (Figure 3c). It applies a linear function $\Sigma_i(x_i)$ defined in Figure 4b to each word $x_i$:

$$x_i \leftarrow \Sigma_i(x_i), \quad 0 \leq i \leq 4.$$ 

4 Security Claim

Ascon-Prf, Ascon-PrfShort, and Ascon-Mac are designed to help provide 128-bit security against key recovery and min(128, t) security against guessing $T$ for a random key and newly queried $M$. The number of message blocks processed by the algorithms is limited to a total of $2^{64}$ blocks per key. We consider this as more than sufficient for lightweight applications in practice.

It is beneficial that a system or protocol implementing the MAC algorithms monitors and, if necessary, limits the number of tag verification failures per key. After reaching this limit, the verification rejects all tags.

We emphasize that we do not require ideal properties for the permutation $p^a$. Non-random properties of the permutation $p^a$ are known and are unlikely to affect the claimed security properties of the algorithm.

5 Software Performance

A preliminary overview of the software performance of Ascon-Mac, Ascon-Prf and Ascon-PrfShort is given in Table 5a and Table 5b in comparison with Table 5c and Table 5d.

Acknowledgments. The authors would like to thank all researchers contributing to the design, analysis, and implementation of Ascon. In particular, we want to thank Hannes Gross and Robert Primas for all their support and various implementations of Ascon. Furthermore, we want to thank Bart Mennink for giving feedback on this document.

Part of this work has been supported by the Austrian Science Fund (FWF): P26494-N15 and J 4277-N38, by the European Union's Horizon 2020 research and innovation programme (H2020 ICT 644052: HECTOR), and by the Austrian Government (FGF/SFG COMET 836628: SeCoS and FIT-IT 835919: SePAG).
Table 5: Software performance in cycles per byte of Ascon-Mac, Ascon-Prf and Ascon-PrfShort compared to Ascon and Ascon-128a.

(a) Ascon-Mac and Ascon-Prf

<table>
<thead>
<tr>
<th>Message Length</th>
<th>1</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>1536</th>
<th>long</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Core™ i5-6300U</td>
<td>427</td>
<td>48</td>
<td>24</td>
<td>21</td>
<td>13.3</td>
<td>6.4</td>
<td>6.2</td>
</tr>
<tr>
<td>Intel® Core™ i5-4200U</td>
<td>517</td>
<td>64</td>
<td>33</td>
<td>25</td>
<td>16.3</td>
<td>8.7</td>
<td>8.4</td>
</tr>
<tr>
<td>ARM1176JZF-S (ARMv6)</td>
<td>1803</td>
<td>237</td>
<td>123</td>
<td>89</td>
<td>60.1</td>
<td>33.1</td>
<td>33.4</td>
</tr>
</tbody>
</table>

(b) Ascon-PrfShort

<table>
<thead>
<tr>
<th>Message Length</th>
<th>1</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Core™ i5-6300U</td>
<td>188</td>
<td>23</td>
<td>12</td>
</tr>
<tr>
<td>Intel® Core™ i5-4200U</td>
<td>257</td>
<td>33</td>
<td>17</td>
</tr>
<tr>
<td>ARM1176JZF-S (ARMv6)</td>
<td>1098</td>
<td>136</td>
<td>72</td>
</tr>
</tbody>
</table>

(c) Ascon-128

<table>
<thead>
<tr>
<th>Message Length</th>
<th>1</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>1536</th>
<th>long</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Core™ i5-6300U</td>
<td>367</td>
<td>58</td>
<td>35</td>
<td>23</td>
<td>17.6</td>
<td>11.9</td>
<td>11.4</td>
</tr>
<tr>
<td>Intel® Core™ i5-4200U</td>
<td>521</td>
<td>81</td>
<td>49</td>
<td>32</td>
<td>23.9</td>
<td>16.2</td>
<td>15.8</td>
</tr>
<tr>
<td>ARM1176JZF-S (ARMv6)</td>
<td>2136</td>
<td>312</td>
<td>186</td>
<td>123</td>
<td>91.6</td>
<td>61.8</td>
<td>62.2</td>
</tr>
</tbody>
</table>

(d) Ascon-128a

<table>
<thead>
<tr>
<th>Message Length</th>
<th>1</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>1536</th>
<th>long</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Core™ i5-6300U</td>
<td>365</td>
<td>47</td>
<td>31</td>
<td>19</td>
<td>13.5</td>
<td>8.0</td>
<td>7.8</td>
</tr>
<tr>
<td>Intel® Core™ i5-4200U</td>
<td>519</td>
<td>67</td>
<td>44</td>
<td>27</td>
<td>18.8</td>
<td>11.0</td>
<td>10.6</td>
</tr>
<tr>
<td>ARM1176JZF-S (ARMv6)</td>
<td>2118</td>
<td>261</td>
<td>170</td>
<td>107</td>
<td>75.6</td>
<td>46.0</td>
<td>46.6</td>
</tr>
</tbody>
</table>

Bibliography


Christoph Dobraunig, Maria Eichlseder, Florian Mendel, and Martin Schläffer. “Ascon v1”. Submission to the CAESAR competition. 2014. url: https://ascon.iaik.tugraz.at (p. 1).


