A Configurable Crystals-Kyber Hardware Implementation with Side-Channel Protection

Arpan Jati\textsuperscript{1,2}, Naina Gupta\textsuperscript{1}, Anupam Chattopadhyay\textsuperscript{1}, and Somitra Kumar Sanadhya\textsuperscript{3}

\textsuperscript{1} NTU, Singapore
\textsuperscript{2} IIIT-Delhi, India
\textsuperscript{3} IIT, Jodhpur, India
{arpan,anupan}@ntu.edu.sg
{naina003}@e.ntu.edu.sg
{somitra}@iitj.ac.in

Abstract. In this work, we present a configurable and side channel resistant implementation of the post-quantum key-exchange algorithm Crystals-Kyber. The implemented design can be configured for different performance and area requirements leading to different trade-offs for different applications. A low area implementation can be achieved in 5269 LUTs and 2422 FFs, whereas a high performance implementation required 7151 LUTs and 3730 FFs. Due to a deeply pipelined architecture, a high operating speed of more than 250 MHz could be achieved on 28nm Xilinx FPGAs. The side channel resistance is implemented using a carefully chosen set of techniques resulting in a low overhead of less than 5%. To the best of our knowledge, this work presents the first side-channel attack protected configurable accelerator for Crystals-Kyber. Furthermore, one of the configuration choices results in the smallest hardware implementation of Crystals-Kyber known in literature.

Keywords: cryptography · post-quantum · key-exchange · cryptoprocessor · Kyber · fault-resistance · SCA

1 Introduction

The idea of building computers based on the principles of quantum mechanics for solving computational problems originated in the works of Deutsch and Feynman\cite{12,14}. However, significant progress in their physical realization took place only in the last decade because of breakthroughs in stability of entanglement and the development of new materials\cite{4}. This is already reflected through the demonstrations by Quantum computers, achieving insurmountable computational advantage over classical ones\cite{2}. It has been conjectured that in the coming years, practical quantum computers will exist which will be able to break most of the currently used cryptographic systems\cite{19}.

In light of the above, there is a serious effort across the world to adopt new cryptographic primitives to resist an adversary, having access to large-scale quantum computer. These works are collectively driven by a standardization process for Post-Quantum Cryptography (PQC), by National Institute of Standards and Technology (NIST). NIST published a call for proposals in December 2016\cite{25}. The purpose of the proposal was
to standardize some quantum-safe key-exchange, public-key encryption and signature schemes. As a response, 69 designs were submitted for public review out of which 26 designs were shortlisted for second round. For the third round, 7 candidates were chosen as finalists and 8 candidates were considered as alternate.

PQC primitives originate from hard mathematical problems that cannot be solved by a Quantum computer in polynomial time. These hard problems span a diverse range of fields such as hash functions [10,5], coding theory [21,23], lattices [26,15], etc. Among these, lattice-based cryptography has emerged to be a promising candidate for PQC with majority of the finalists belonging to the class of structured-lattice problem. This is due to the strong theoretical security guarantees obtained from constructions based on the hardness of some lattice problems. The significant theoretical work in [22,29] has led to the development of several lattice based cryptographic constructions over the years. Consequently, there is already a rich body of literature studying various implementations [1,32,11,17] and side-channel attacks [28,27,13,16,9] on lattice-based PQC schemes. However, considering various implementation alternatives, there needs to be a comprehensive analysis on design trade-offs, configurability and side-channel resistant PQC implementations. This is exactly what we address in this work. More specifically, we focus on implementing the module learning-with-errors (MLWE) algorithm CRYSSTS-Kyber [8], which is one of the finalists for NIST PQC public-key encryption. However, some of our design modules are generic and can be easily ported across other lattice-based PQC primitives.

1.1 Contributions

In this work, we present the design for a configurable Module-LWE based hardware implementation with fault and side channel leakage resistance. The contributions of this paper are as follows.

(i) We present detailed implementation results for CRYSSTS-Kyber-1024 for both CPA and CCA secure variants. We also provide results for all the parameters of CRYSSTS-Kyber for CCA secure version.

(ii) We present and compare results for two implementations while utilizing two different SHA3 implementations one leading to a high-performance design and other one leading to a low-area design.

(iii) Using extensive resource sharing (arithmetic operations as well as control signals, FSMs) and a smaller SHA3 Core, we are able to achieve a reduction of about 70% and 50% in terms of LUTs and FFs than state-of-the-art hardware implementation. Thus, to the best of our knowledge, this paper presents smallest hardware implementation of Crystals-Kyber requiring only 5269 LUTs and 2422 FFs.

(iv) We have added multiple fault countermeasures to the overall design. The individual countermeasures are designed to have high performance and minimal overheads while providing good fault resistance. The utilized techniques are designed to complement each other and further enhance the security. We also present in Section 4.1, new fast hashing based checksum construction with good differential characteristics; which can be used to detect maliciously injected faults with high probability.
(v) Fault countermeasures using inverted/complementary logic and state counters are also implemented and designs for secured FSM’s for fetch and execute operations are provided in Section 4.1.
(vi) The implementation is highly configurable in terms of side-channel countermeasures. The specific countermeasures can be enabled depending on the application.

2 Preliminaries

In this section, we briefly discuss the post quantum key exchange protocol CRYSTALS-Kyber. For more detailed description, the interested reader is referred to [8].

2.1 Notations

Throughout the paper, we use bold lower-case letters to represent vectors with coefficients in time domain (e.g. \( e \)) and lower-case italicized letters to denote polynomials (\( e \)). A hat over the top of a symbol is used to represent coefficients in the frequency domain (\( \hat{e} \)). Whereas bold upper-case letters are used to represent Matrices (e.g. \( A \)).

\[ R = \mathbb{Z}[X]/(X^n + 1) \]

denotes the ring of integer polynomials modulo \((X^n + 1)\), where \( n \) is a power of 2. \( \mathcal{R}_q \) is the polynomial ring with coefficients modulo \( q \). Let \( X \) be a probability distribution over \( R \), then \( x \leftarrow X \) means that \( x \) has been sampled according to \( X \). Further, \( \psi^n_k \) is used to denote an array of \( n \) elements where each element has been chosen independently at random from the centered binomial distribution with parameter \( k \).

![Fig. 1: CRYSTALS-Kyber Protocol Description](image-url)
2.2 Protocol Description

The goal of a key-encapsulation mechanism (KEM) is to generate a shared secret key between two distrusting parties. The following three algorithms are used to carry out the actual KEM procedure:

1. \textit{KeyGen}(): Using randomly generated seeds, Alice first creates a Matrix $A$ sampled from a uniformly random distributed and two vectors ($s$, $e$) sampled from a centered binomial distribution. She then computes $t = As + e$. The seed used to sample $A$ and the computed vector $t$ encoded as public key ($pk$) is sent to Bob for use in Encapsulation. Further, vector $s$ encoded as secret key ($sk$) is stored for Decapsulation process later. The vector $e$ is a random masking noise used to hide the secret key.

2. \textit{Encaps}(pk): Bob samples vectors ($r$, $e_1$) and polynomial $e_2$ from the centered binomial distribution. Using these two vectors and the public key of Alice, Bob computes vector $u = A^T r + e_1$. Bob also generates $v = (t^T r) + e_2 + \text{Decompress(Decode}(m))$ using Alice’s public key and the message $m$. Bob then computes the ciphertext $c$ using $u$ and $v$ and sends this to Alice.

3. \textit{Decaps}(sk,c): Alice can now generate the message $m$ using the ciphertext $c$ and the stored secret key $sk$.

The overall description of the CRYSTALS-Kyber protocol is shown in Figure 1.

3 Architecture and Design Rationale

We implemented CRYSTALS-Kyber by breaking down the overall major steps (keygen, encaps and decaps) into smaller instructions. Similar to a general-purpose CPU our design also has fetch, decode and execute units as major components. But, certain features are quite different to accelerate a post quantum algorithm. One such major difference is that the instructions are quite large in terms of the area as well as the number of clock-cycles required. Some of the instructions take a few thousand clock-cycles. As a result the fetch and decode units, which require a few clock-cycles are implemented without pipelining. We will discuss about the different components of the high level architecture shown in Fig. 2 in the following sections.

3.1 Fetch and Decode Units

The fetch unit reads the instructions from an external RAM based on the signals from the execute unit. Some of the instructions may need an immediate address/data which is stored next to the instruction. The fetch unit handles this requirement transparently. It also accepts next instruction addresses and jumps to the given address when required. The decode unit decodes the instruction and generates separate enable signals (instruction decoder enable - idc-enables) for each instruction. It also generates I/O port indexes to be used by the switch-matrix in the register units.
3.2 Instruction and Data RAM

Among the two popular memory architectures Harvard and von Neumann, the Harvard architecture typically leads to better performance. This is because it has separate signal path for instructions and data. Such an architecture allows for simultaneous access to the instruction and data memory, wherein, the instruction memory can be changed, while a long-running instruction is executing and utilizing the data memory. This allows for easier use as a cryptographic accelerator. This is why, in our design instruction and data memories are kept separate. The instruction memory is a 2 KiB (8-bit × 1024) simple dual port RAM and the data memory is a 32 KiB (32-bit × 8192) dual-port memory.
3.3 Execution Unit

The execution unit is the largest and the most important part of the processor. The control/logic is instantiated within the execution unit. Also, all the modules for instructions are instantiated in the execution unit itself. The major building blocks for the execution unit and their functions are described below. The execution sequence is shown in A.

Register Modules  Registers can be accessed by instructions for both read and write operations. As shown in Figure 3, a register module contains a set of registers which can be individually addressed and connected to any of the ports. The 3 ports can be used simultaneously and they work independent of each other. The functionality is achieved by using a dual-port bus-matrix which allows any register to be selected and connected to any of the ports. One of the major challenges while designing this unit was the large number of connections in the switch-matrix. As every module needs to be connected to the Load-Store units, the multiplexer becomes very large leading to very long critical paths across multiple LUTs (used for MUXes). As the bus-matrix is an inherently combinatorial circuit, adding a large number of registers will cause reduced timing performance. As a result, we decided to allow for up-to 8 registers, but, implementing the least number of registers as possible is recommended (in our design we were able to implement all the algorithms using only 4 registers). If more registers are needed, pipelining may be needed to maintain good performance.

Load-Store Units  The load-store units and the associated instructions are one of the most used parts of the processor. This is because any data coming in and out of the processor has to pass through it. There are two load-store units, one each for the 16-bit poly and the 8-bit keys/encoded/compressed data.

We chose to create a 32-bit memory using two 16-bit dual-port memories with different write-enable lines. This allows us to read/write a maximum of 64-bits of data.
per clock cycle. Using such a memory layout, we were able to perform two transfers per-clock for both the 8-bit and 16-bit load store units resulting in optimal performance for this unit. Further, the specific nature of Kyber NTT allows us to access two consecutive coefficients simultaneously, using a 32-bit dual-port memory allows for optimal utilization of the NTT pipeline.

### 3.4 NTT Module

Figure 4 shows the overall architecture of the Kyber NTT module. The NTT module can perform both forward and inverse transforms using the same hardware just by changing some control signals. The core part of the NTT module highlighted in the figure contains logic for control, address generation, a temporary RAM to store intermediate results and a ROM to store roots of unity (zetas). Given the NTT specification for Kyber, it is clear that two butterfly operations can be executed in parallel. So, by utilizing a 32-bit dual port memory we can access the inputs for two operations per clock cycle. In order to store the results we use a similar temporary RAM. This allows us to fully process a NTT layer (outer loop) containing 256 coefficients in 64 clock cycles. The layers can be executed continuously, and after the end of each layer we can switch direction, i.e. reading data from temporary RAM and storing the results in the global RAM. This memory architecture, along-with fully pipelined data-paths, allow us to...
complete the NTT operation in \((64 + \delta) \times 7 + \epsilon\) clock cycles. As we have seven layers, the final result remains in the temporary RAM, a further \(64 + \epsilon\) cycles are utilized to write back this to the required location in system RAM. A final reduction is applied when the data is written back. The pipeline delay \(\delta\) is 7 in this implementation. A dual butterfly is implemented with reduction circuits connected with multiplexers and working with a latency of 6 clock cycles. The address generation circuit generates addresses for all the butterfly operations, it also generates addresses for the Zeta(s) ROM.

\[
\begin{align*}
k &= 1; \\
\text{for} \ (\text{len} = 128; \ \text{len} \geq 2; \ \text{len} >>= 1) \ {\{ // \text{layers [1-7]} \\
\quad \text{for} \ (\text{start} = 0; \ \text{start} < 256; \ \text{start} = j + \text{len}) \ {\{ \\
\quad \quad \text{zeta} = \text{zetasm[k++]}; \\
\quad \quad \text{for} \ (j = \text{start}; \ j < \text{start} + \text{len}; \ j++) \ {\{ \\
\quad \quad \quad \text{t} = \text{fqmul}(\text{zeta}, \ r[j + \text{len}]); \\
\quad \quad \quad \text{r}[j + \text{len}] = \text{r}[j] - \text{t}; \\
\quad \quad \quad \text{r}[j] = \text{r}[j] + \text{t}; \\
\quad \quad \}}}
\end{align*}
\]

Listing 1.1: NTT used in Kyber

### 3.5 Multiplications and Reductions

In a typical lattice-based based scheme, two form of reductions - Montgomery and Barrett are required. Both the reductions are very resource intensive units in a hardware design as they require three multiplication operations. Interestingly, a Barrett reduction can be performed using shift and addition operations as well[1]. Further, Montgomery reductions can be avoided altogether. Thus, in our design, we used a similar approach by Xing and Li [32] for Barrett Reduction. In order to minimize overall resource utilization especially DSPs, we implemented a single module (multiply and reduction) to provide three different modes - multiply two coefficients, multiply two coefficients and then perform barrett reduction or just perform a barrett reduction. All the three modes are used depending on the module. For e.g., multiplication in decompress can be achieved using mode 1, multiplication followed by a reduction in NTT butterfly can be achieved using mode 2, etc. Further, we added several pipeline stages to reduce the overall critical path. Figure 5 shows the overall pipelined multiply and reduction circuit.

Fig. 5: Pipelined Multiply and Reduction Circuit
3.6 Hash Functions

An implementation of Kyber requires several types of hash operations (for example SHA3-512, SHA3-256, SHAKE256, etc.), each of them is based around either SHA3 [7,6] or AES. We have implemented an outer wrapper which can perform all the required hash operations, while utilizing a common SHA3 core. In this implementation we use two versions of SHA3 core with very different area and performance characteristics. One is a high performance round based implementation while the other is a low area co-processor based implementation.

3.7 Compress and Polytomsg

From a hardware perspective, apart from some bit-select operations poly_compress, polyvec_compress and poly_tomsg modules require following two main operations:

1. Conditionally subtract q represented as a - q if a >= q, else a
2. t = (((polynomial_coefficient << shift_val) + KYBER_Q / 2) / KYBER_Q) & shift_val

As mentioned, the two operations that require hardware resources are common in all the three modules. We combined the logic and FSMs for all the three modules into a single unit saving about 34% LUTs and 54.5% FFs compared to all the modules being implemented as a separate unit. Similar strategy is used wherever possible for other modules as well.

4 Fault and Side Channel Protection

Protecting the design against side channel attacks is challenging as any such measure typically leads to increase in area and reduction in performance. Later in this section, we discuss how a combination of multiple techniques leads to a significantly secure design with minimal overheads and high performance.

4.1 Fault Protection

Over the years, several countermeasures have been proposed to protect against fault attacks targeted towards a multitude of designs and surfaces [3,30]. The following section discusses about the proposed checksum construction and the different countermeasures implemented to protect different attack targets.

Fault Detection Hashes  Error detection techniques such as CRC (cyclic redundancy check) are used widely to verify the integrity of data stored on disk or transferred over networks. Similarly, parity checks by means of Hamming Codes are good for error detection. But, usage of such methods is not justified as they are designed for correction of random errors and not maliciously injected faults. For example, if a fault is injected in the input, the propagation of error to the checksum is not guaranteed. Hence, we designed some low-latency checksum functions. These functions are used in multiple
modules to ensure that random single or multi-bit faults leads to error conditions with high probability.

Figure 6 shows two constructions which have been specifically designed to detect faults with high probability. The basic idea behind the design is that whenever a single or multiple bits change on the input side, the output bits should change unpredictably, with high probability while ensuring uniformity. Such a design can be adapted from block cipher constructions with good differential properties. A good example can be AES, unfortunately, the AES-128 round function is complex and has high latency and area requirements. Hence, using a lightweight cipher is a better option. The designed hashes use the SPN (Substitution Permutation Network) structure, but with drastically reduced rounds and XOR for compression. The substitution layer uses the PRESENT SBOX because of its known good properties.

In order to identify good functions for fault detection, we designed and analyzed several possible candidates. Some performed well and some were highly unsuitable. One of the techniques for analyzing a function was to see how differential bias propagates through it. We considered only the single and double bit fault-models for the candidates. Figure 7 shows the results for the function shown in Figure 6a. The histograms are calculated in two steps:

- Performing differential propagation analysis and computation of a bias distribution table for all the input bits. This results in a table containing 8 columns corresponding to the output bits, and 16 rows for the single bit inputs. We used $10^5$ random inputs per-bit in the computation. The expected value should be 0.5 for all the entries.
- We subtract 0.5 from all the values in the table and get absolute values for all the entries. The histogram is then generated using all the values from this table.

It is clear from Figure 7a and 7c that the histograms corresponding to the point $A$ has many significant peaks with high probabilities (close to 0.25), they also have many
peaks throughout the probability axis. This means that for certain inputs there is some probability that the fault will not uniformly propagate. The Figures 7b and 7d corresponding to the complete function shows much better results. This limited analysis does not guarantee suitability for all applications, but it demonstrates good fault propagation results.

Both the hashes can be implemented within 4 levels of logic using 6-input LUTs. This allows the design to be fast enough for our purposes. Even stronger hashes can be constructed, but, the latency and long critical paths, make them harder to use without pipelining.

**Fig. 7: Differential Bias Histograms for Single and Double Bit Random Faults.**

- (a) Single bit at point A
- (b) Single bit at output
- (c) Double bits at point A
- (d) Double bits at the output

**Protecting Critical Signals using Complementary Duplicate Logic** Having multiple copies of the same circuit with equality checks protects an implementation from random fault as it is much harder to fault two signals simultaneously [3]. Such a countermeasure requires twice the area and memory resources. But, most LWE algorithms are quite complex and require large memories to store polynomials. Hence, addition of redundancy (especially in logic) should only be used sparingly. Therefore, only protecting critical signals like state, instruction, jump, etc. using duplicate logic is a good option. Although this will help prevent fault attacks, using inverted duplicate logic will add on to the overall fault resistance. Inverted logic is the implementation of some logic using ‘1’ instead of ‘0’ and vice versa. This makes insertion of faults more difficult as now two signals have to be faulted but with opposite polarity.
Differential Control  Using the same technique, the signals done and enable can also be protected avoiding instruction skip (for example by setting done signals).

Protecting the Instruction Pointer  This is one of the most common targets for fault injection. The ability to skip/manipulate instructions (especially conditional jumps) allow attackers to thwart many software based protection schemes. To protect against such attacks we use two countermeasures:

- **Hashing:** We add an hash to the instruction pointer using the above mentioned \(16 \times 8\) function. The hash is written every time the value is updated, and the hash value is verified at every clock cycle.

- **Inverted Logic:** To further protect the instruction pointer, we also implemented a duplicate pointer with inverted logic. Every time the pointer needs a increment, the value is inverted incremented and inverted again: \(ptr_{n+1} <= \tilde{\left(\tilde{ptr}_n + 1\right)}\). The inverted logic also contains the hash function checks.

Both these circuits are evaluated at every clock cycle and they generate error signals whenever a fault state occurs. Figure 8 shows the instruction pointer update function.

![Fig. 8: Instruction Pointer Update: Fault Countermeasures](image-url)

Protection against Control Flow (FSM state) Modification  Proper execution of internal state machines are critical to the overall operation of any processor. If the attacker can manipulate the current state register or next state calculations/registers for FSMs, security of the design would be compromised. Similar to instruction pointer manipulations, any software countermeasures can be rendered useless. We, use duplicate inverted logic state machines with concurrent matching on all critical FSMs in the cryptoprocessor. Figure 9 shows the corresponding implementation.

Protection against Memory Faults  Any fault injected to the data memory leads to incorrect results. There are many results on a wide variety of cryptographic constructions, where even a single bit error leads to the recovery of the entire state or secret keys.
Similarly, faults in instruction memory can lead to arbitrary code execution. This can also be used to mount several attacks.

For instruction and data memory extra error detection data (result of a hash) is stored along-with the memory itself. Basically, with every 16-bits of data 8 extra bits of hash are stored. Any load operation from the memory verifies the data integrity before passing the data to other modules. Likewise, during write operations to the memory, the error detection data is calculated and stored. This ensures any access to the external memory is secure and fault-attack resistant.

**Additional Protection: Instruction Cycle Count**  As all the instructions in the implementation are constant time and take the same number of clock cycles. Counters can be used to ensure that they indeed do take the correct number of clock cycles. This ensures once an instruction module starts execution, it completes fully and is not skipped in between. For example the NTT instruction requires 570 clock cycles, any injected fault to the numerous control logic signals can cause it to end prematurely, possibly with minimal change to the operands, leading to attacks. Even though one can use techniques like duplication and inverted logic for all the modules and all state machines, such a design would lead to a significant increase in area. By ensuring clock-cycle count correctness, we protect against this powerful attack vector with relatively cheap/minimal hardware resources.

**Fault Tolerance: Equality Instructions**  The two instructions $\text{EQ}_8$ and $\text{EQ}_{16}$ have been added to help in the implementation of software based fault countermeasures. These instructions compare two register values and generate a reset signal whenever there is a mismatch. So, in software/assembly, the implementation can perform an operation twice (using different memory/register) and then compare the results to ensure correctness. For example, Listing 1.2 shows a code snippet to use the equality instruction $\text{EQ}_{16}$ for the safe execution of the $\text{getnoise}$ operator to generate the centred binomial distribution.

```
LOAD8_32 Rk0, 0  // noise (from memory 0-31)
LOAD8_32 Rk1, 0  // noise (from memory 0-31)
```
Fault Tolerance: Direct Memory Access Isolation Although many of the instructions can be allowed to access the external memory, we chose to maintain isolation, even at the cost of reduction in performance. Only four instructions LOAD, STORE, NTT and GEN_MAT are permitted to load and store data to and from the external RAM. This is done in order to prevent fault attacks during the execution of a cryptographic operation. More specifically whenever data is read, the checksum is also calculated/validated; similarly, during every write operation, a new checksum is calculated and written to the memory with the data to be used during verification later. This protects the data in memory from maliciously injected faults. This isolation simplifies both the instruction set design and the overall architecture.

4.2 True Random Number Generator

Designing a good true random number generator is challenging and requires several considerations. There are several techniques to generate true random numbers in FPGA, many techniques like metastability, delay lines, have been used for this purpose. In this work, we use, ring oscillator based TRNG’s because they offer good performance on a wide variety of platforms. We have implemented designed and tested a TRNG with 32 rings using a design similar to the one presented in [31]. The secure element is followed by a shift register. All the modules share this common source of randomness whenever required.

4.3 Side Channel Protection

Many countermeasures such as masking[18,20], threshold implementation [24] etc. have been developed over the years to protect against side-channel attacks. But, most of the secure countermeasures are expensive or difficult to apply on certain schemes. As a MLWE implementation contains several large modules there is a large attack surface for SPA/DPA, so adding specific countermeasures would be difficult and expensive. In this work, the following lightweight countermeasures are used to provide a good balance between performance and security:

Random Delays: Delays added to the instruction scheduler can make the power analysis very difficult. This is especially true for FPGA implementations where the Signal to Noise Ratio (SNR) is typically very low for good quality automated trace alignment techniques like Dynamic Time Warping. This random delay (dummy clock cycles)
Configurable Crystals-Kyber with Side-Channel Protection

is generated from the common/system Ring-Oscillator based TRNG. A 4-bit output (value 0-15) is used per instruction; this range can be adjusted during synthesis, as per requirements.

**Address Randomization:** We implemented a randomization scheme for I/O operations. For example, during ADDx, SUBx, GET_J01SEx and many other instructions; the order of operation does not matter. Hence, we used a permutation for addresses randomization initially created at system start-up/reset using random data and the *fisher-yates-shuffle* technique. The permutation is updated during the random wait cycles at the end of every instruction.

**Instruction Randomization:** It is well known that processors can execute instructions in an *out-of-order* fashion. In fact, most most modern processors use this for performance optimization. In order to make SCA significantly much more difficult, we introduce and implement an instruction called **INSTNND**. This instruction takes a parameter N. Upon execution this instruction gives the processor a hint that the next N instructions can be executed in any order. The processor then randomly generates the order and executes accordingly. This causes the side channel traces to be out of alignment by a large margin, making differential analysis very difficult. This instruction was specifically implemented to allow us to improve security greatly without having to resort to expensive instruction buffers, queues and complex processing. Appendix B shows example usage for the instruction.

### 5 Implementation Results

This section presents performance evaluation and comparison with other implementations. We used Xilinx Vivado 2020.1 for synthesis, placement and routing. The results are presented for two FPGAs Xilinx Artix-7 XC7A35T-2 (28nm). The timing and utilization results are quite sensitive to the synthesis and implementation strategy as well as the timing constraints. We used default strategies for both synthesis and implementation.

#### 5.1 Results

Table 1 shows implementation results for all the individual modules. These modules are executed by the execution unit depending on the instruction. As mentioned previously, we have combined multiple modules into one unit in order to optimize resource usage. For such modules, we have provided combined area (for e.g. Poly Basemul + Poly Reduce), but the clock cycles may differ depending on the operation. They are mentioned in a separate row in the table. Further, the logic for sampling is included in the wrapper module only. For instance, Generate Matrix module is responsible for invoking the shared SHA3 core and performing uniform sampling on the output to generate the matrix coefficients. Similarly, Get Noise module performs the centered binomial distribution on the output of SHA3 core to generate polynomial coefficients. Further, we have provided separate results for the two different versions of SHA3 core in the table. As can be seen
Table 1: Implementation results for individual modules.

<table>
<thead>
<tr>
<th>Component</th>
<th>Clock (cycles)</th>
<th>Frequency (MHz)</th>
<th>Area Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor Modules</td>
<td>XC7A35T LUTs FFs BRAM DSP</td>
<td>18K</td>
<td></td>
</tr>
<tr>
<td>Fetch Unit</td>
<td>1</td>
<td>349</td>
<td>106 123 0 0</td>
</tr>
<tr>
<td>Decode Unit</td>
<td>1</td>
<td>467</td>
<td>44 45 0 0</td>
</tr>
<tr>
<td>Execute Unit (logic &amp; control)</td>
<td>-</td>
<td>258</td>
<td></td>
</tr>
<tr>
<td>- Load-Store (8-Bit)</td>
<td>16 - 192</td>
<td>394</td>
<td>59 54 0 0</td>
</tr>
<tr>
<td>- Load-Store (16-Bit)</td>
<td>128</td>
<td>336</td>
<td>37 19 0 0</td>
</tr>
<tr>
<td>- 8-bit regs</td>
<td>1</td>
<td>265</td>
<td>232 12 2 0</td>
</tr>
<tr>
<td>- 16-bit regs</td>
<td>1</td>
<td>258</td>
<td>360 12 2 0</td>
</tr>
<tr>
<td>- Generate Matrix</td>
<td>4623</td>
<td>270</td>
<td>246 133 0 0</td>
</tr>
<tr>
<td>- Get Noise</td>
<td>194</td>
<td>329</td>
<td>96 29 0 0</td>
</tr>
<tr>
<td>- Combined SHA3/SHAKE</td>
<td>98</td>
<td>333</td>
<td>74 29 0 0</td>
</tr>
<tr>
<td>- Poly Add + Sub</td>
<td>131</td>
<td>302</td>
<td>155 110 0 0</td>
</tr>
<tr>
<td>- Poly Baselmul</td>
<td>773</td>
<td>298</td>
<td>248 197 0 0</td>
</tr>
<tr>
<td>- Poly Baselmul</td>
<td>137</td>
<td>-</td>
<td>- - - -</td>
</tr>
<tr>
<td>- Polyvec compress</td>
<td>237</td>
<td>292</td>
<td>343 257 0 0</td>
</tr>
<tr>
<td>- Polyvec compress</td>
<td>141</td>
<td>-</td>
<td>- - - -</td>
</tr>
<tr>
<td>- Poly ToMsg</td>
<td>140</td>
<td>-</td>
<td>- - - -</td>
</tr>
<tr>
<td>- Poly Decompress</td>
<td>132</td>
<td>327</td>
<td>232 93 0 0</td>
</tr>
<tr>
<td>- Poly Decompress</td>
<td>197</td>
<td>-</td>
<td>- - - -</td>
</tr>
<tr>
<td>- Poly FromMsg</td>
<td>129</td>
<td>313</td>
<td>89 80 0 0</td>
</tr>
<tr>
<td>- Poly FromMsg</td>
<td>260</td>
<td>-</td>
<td>- - - -</td>
</tr>
<tr>
<td>- Poly ToBytes</td>
<td>260</td>
<td>319</td>
<td>110 78 0 0</td>
</tr>
<tr>
<td>- multiply and reduction</td>
<td>6</td>
<td>260</td>
<td>262 334 0 2</td>
</tr>
<tr>
<td>- 16-bit Equality</td>
<td>-</td>
<td>306</td>
<td>65 95 0 0</td>
</tr>
<tr>
<td>- 8-bit Equality</td>
<td>-</td>
<td>363</td>
<td>33 48 0 0</td>
</tr>
<tr>
<td>- NTT/INTT</td>
<td>570</td>
<td>312</td>
<td>230 175 1 0</td>
</tr>
<tr>
<td>- SHA3 Co-processor Based</td>
<td>-</td>
<td>256</td>
<td>1497 665 1 0</td>
</tr>
<tr>
<td>- SHA3 Round Based</td>
<td>-</td>
<td>261</td>
<td>3380 1979 0 0</td>
</tr>
</tbody>
</table>

Table 2 shows the comparison between clock cycles required for different operations (Generate Matrix, Get Noise, etc.) using the two variants of SHA3. It is interesting to note the significant difference in number of clock cycles between the two variants. Most from the table, SHA3 requires a large majority of the resources even the low-area core compared to the other modules.

The 16-bit register unit, shown in Fig. 3 requires a lot of multiplexers to switch the four BRAM based memories among all the three ports dynamically. As a result, it has the longest critical path. Apart from this, the SHA3 and the reduce modules also have similar path delays. So, the overall design is limited to run at around 250 MHz.
of the clock cycles are required for the SHA3 Permutation to finish its execution. In order to generate the initial random bytes (64 bytes) using SHA3-512, almost 54× more clock cycles will be required in case of a low-area implementation. Even though, clock cycles for a SHA3 module is quite high, the overall time required to perform the key-exchange is in the order of a few milliseconds. But, as the implementation is quite low-area it can be useful for many low-end devices with limited resources.

Table 2: Clock-cycles comparison for the two variants of SHA3 used.

<table>
<thead>
<tr>
<th>Processor Modules</th>
<th>Co-processor Based</th>
<th>Round Based</th>
</tr>
</thead>
<tbody>
<tr>
<td>- Generate Matrix</td>
<td>252336</td>
<td>4623</td>
</tr>
<tr>
<td>- Get Noise</td>
<td>5399</td>
<td>194</td>
</tr>
<tr>
<td>- Combined SHA3/SHAKE</td>
<td>5304</td>
<td>98</td>
</tr>
</tbody>
</table>

Table 3: Clock-cycles comparison for the three variants of Kyber. The clock-cycles and time are reported for different variants as Keygen/Encaps/Decaps.

<table>
<thead>
<tr>
<th>Kyber</th>
<th>SHA3 Round Based</th>
<th>SHA3 Co-processor Based</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Clock Cycles (×10^3)</td>
<td>Time(µS)</td>
</tr>
<tr>
<td>2 / Kyber-256</td>
<td>13.8/17.2/22.1</td>
<td>53.6/66.7/85.6</td>
</tr>
<tr>
<td>3 / Kyber-512</td>
<td>26.6/30.9/37.8</td>
<td>103/119/146</td>
</tr>
<tr>
<td>4 / Kyber-1024</td>
<td>43.8/48.8/57.2</td>
<td>170/189/224</td>
</tr>
</tbody>
</table>

5.2 Performance and Comparison

Table 3 presents the clock cycles and time required for different parameters of CRYSTALS-KYBER for both round based and co-processor based implementation. As can be seen from the table, for n = 4, our high performance implementation takes 170µs, 189µs and 221µs for keygen, encaps and decaps operations respectively. Whereas, our low area implementation requires 4.59ms, 4.94ms and 4.69ms respectively. Similarly, when n = 3, round based implementation requires 103µs, 119µs and 146µs for keygen, encaps and decaps operations. Whereas, co-processor based implementation requires 2.66ms, 2.93ms and 2.75ms respectively. Table 4 shows the performance comparison of our design with state-of-the-art implementations of CRYSTALS-KYBER. In terms of area, the high performance implementation requires, 7151 LUTs and 3730 FFs. Whereas by using a smaller SHA3 core the area reduces to 5269 LUTs and 2422 FFs, resulting in a reduction of 26.3% and 35% respectively.

Comparison with Compact Kyber Implementation (Xing & Li) [32] The authors of [32] present a compact implementation targeted towards low-cost FPGA’s. The
Table 4: Performance and Comparison for Kyber-1024. SHA3-RB corresponds to implementation using Round based SHA3 Core, whereas SHA3-CB denotes Co-processor based SHA3 Core. The clock-cycles and time are reported for different operations as Keygen/Encaps/Decaps.

<table>
<thead>
<tr>
<th>Variant</th>
<th>Freq. (MHz)</th>
<th>Cycles (×10^3)</th>
<th>Time (µS)</th>
<th>LUT</th>
<th>FF</th>
<th>RAM</th>
<th>DSP</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPA-SHA3-RB</td>
<td>258</td>
<td>43.4/47.7/9.4</td>
<td>168/185/36.39</td>
<td>7151</td>
<td>3730</td>
<td>5.5</td>
<td>2</td>
</tr>
<tr>
<td>CPA-SHA3-CB</td>
<td>250</td>
<td>1081/1085/9.4</td>
<td>4324/4341/37.6</td>
<td>5269</td>
<td>2422</td>
<td>6.5</td>
<td>2</td>
</tr>
<tr>
<td>CCA-SHA3-RB</td>
<td>250</td>
<td>1148/1236/1172</td>
<td>4593/4944/4691</td>
<td>5269</td>
<td>2422</td>
<td>6.5</td>
<td>2</td>
</tr>
<tr>
<td>Related Works</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCA (Xing &amp; Li [32])</td>
<td>161</td>
<td>9.4/11.3/13.9</td>
<td>58.2/67.9/86.2</td>
<td>7412</td>
<td>4644</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>CCA (Dang et. al. [11])</td>
<td>210</td>
<td>-/5.7/7.4/27.4/35.2</td>
<td>12183</td>
<td>12441</td>
<td>15</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>CCA (Huang et. al. [17])</td>
<td>192</td>
<td>-/-107.1/135.6</td>
<td>-/-558/706</td>
<td>132918</td>
<td>172489</td>
<td>202</td>
<td>548</td>
</tr>
<tr>
<td>CCA (Alkim et. al. [1])</td>
<td>59</td>
<td>2203/2619/2429</td>
<td>37339/44390/41169</td>
<td>1842</td>
<td>1634</td>
<td>32</td>
<td>18</td>
</tr>
</tbody>
</table>

The implementation is well optimized for both area and performance and has well-designed pipelines and instruction sequences. The authors implemented Kyber core operations in a highly interleaved manner, allowing them to execute multiple operations in parallel. This optimization strategy resulted in a low overall execution time of 67.9 µs for a client. The high-performance SHA3 takes only 26 clock cycles, thus, enabling the execution of other operations (such as NTT which requires 512 clock cycles) in parallel. This was utilized in [32] to make the design compact. Using a low-area SHA3 would result in a similar performance as our low area implementation. This is because one invocation of a low-area SHA3 permutation requires about 5K clock cycles. Hence, in this case, the operations in the pipeline would have to wait longer as the hash latency is too long.

Compared to this, our design allows for a significantly more flexible execution of instructions, while arriving at the same result. This flexibility allows us to randomize the execution sequence in many places (as discussed in section 4.3) and hence achieving improved side-channel protection.

**Comparison with Parallel Kyber Implementation (Dang et. al. [11])** The authors of [11] report multiple results on multiple platforms. For this comparison, we consider the results on similar FPGA platforms. The authors primarily focused on performance, by utilizing multiple invocations of core modules, leading to much improved performance at the cost of significantly increased area. Because of this, the implementation is better suited to high end devices. In comparison to our high-performance implementation, their design requires 5032 more LUTs whereas comparing with our low-area implementation, it requires 6914 more LUTs.
Comparison with Kyber Implementation (Huang et. al.) [17] The authors in this work present Kyber results for a pure hardware based implementation of Kyber. The authors used BRAMs to link multiple modules, thus requiring about 202 BRAMs. Their implementation requires a very large amount of area (18×) and clock cycles (2.19×) compared to our high-performance design.

Comparison with RISCV-based Kyber Implementation (Alkim et. al.) [1] The authors in [1] present instruction extensions for RISCV to implement Kyber. In their implementation, the SHA3 was software based and was the limiting factor for performance. As a result, if we compare the keygen operation, their design is 219× and 8.13× slower than our high-performance and low-area implementations respectively.

6 Conclusion

In this work, we presented a configurable hardware implementation of Crystals-Kyber. We present and compare results for two different implementations utilizing different versions of SHA3 core. To the best of our knowledge, we report the smallest hardware implementation of Kyber requiring only 5269 LUTs and 2422 FFs. Thus, making it suitable for multiple low-end devices. Compared to the currently known most compact hardware implementation, our smallest design resulted in a reduction of about 70% and 50% LUTs and FFs. Both our designs can run at an operating frequency of about 250 MHz. Further, we added multiple side-channel countermeasures consuming less than 5% of the total area.

References

Appendix A  Execution Sequence

Figure 10 shows the execution sequence of the processor. The processor starts by fetching an instruction from the instruction memory. The decoder then decodes the instruction and provides control signals and register port indexes. These control signals then enable the specific instruction module instance and start the clock for it. Following this, the instruction module is reset (this is not needed for some instructions) and the execution starts. The execution unit then waits for the specific instruction to complete. When the instruction is complete, status is updated and jump requirements are evaluated and calculated. Any error/fault will set the error flag which causes the execution to stop. If no error is encountered, the address is incremented. The execution unit then optionally waits for a random delay delta ($\Delta$) time to prevent side-channel attacks. The new instruction is fetched only after the $\Delta$ clock cycles. This process repeats itself until a halt instruction (all zero) is encountered.

Fig. 10: Execution Sequence
Appendix B  Assembly listing for the Crystals-Kyber Keygen operation

The following code listing shows the instructions for Kyber-1024 Keygen operation.

```assembly
/*
< Memory 32 KiB >
< Organisation >
[  0 - 1024]-keys
[1034 - 3072]-skpv
[3072 - 5120]-pkpv
[5120 - 7168]-matrix
[8192 - 9760]-public keys
[10240-11776]-secret keys */

// START KYBER KEYGEN
LOAD8_32 Rk0, 0
SHA3 Rk1, Rk0
STORE8_64 Rk1, 128

INSTRND 2
GEN_MAT Rk1, 0
LOAD8_32 Rk2, 160

INSTRND 4
GET_NOISE Rp0, Rk0, 0
BASEMUL Rp0, Rp2, Rp3
STORE16_256 Rp0, 1024
STORE16_256 Rp1, 1536
// ------------ 0

STORE16_256 Rp0, 1024
// ------------ 1

INSTRND 4
STORE16_256 Rp2, 2048
STORE16_256 Rp3, 2560
NTT 1024
NTT 1536
// ------------ 2

STORE16_256 Rp3, 1024
// ------------ 3

STORE16_1024 Rv0, 5120
LOAD16_256 Rp2, 1024
REDUCE Rp3, Rp2
STORE16_256 Rp3, 1024
LOAD16_256 Rp2, 1024
REDUCE Rp3, Rp2
STORE16_256 Rp3, 1024
```
LOAD16_256 Rp2, 6144 // PUBLIC KEY WRITEBACK
BASEMUL Rp0, Rp2, Rp1
ADD Rp1, Rp3, Rp0
LOAD16_256 Rp0, 2560
LOAD16_256 Rp2, 6656
BASEMUL Rp3, Rp2, Rp0
ADD Rp2, Rp1, Rp3
REDUCE Rp0, Rp2
GET_NOISE Rp1, Rk2, 7
STORE16_256 Rp1, 7168
NTT 7168
LOAD16_256 Rp1, 7168
ADD Rp2, Rp0, Rp1
REDUCE Rp3, Rp2
STORE16_256 Rp3, 4608 // SECRET KEY WRITEBACK
LOAD16_256 Rp0, 1024
LOAD16_256 Rp0, 3072
LOAD16_256 Rp1, 3584
LOAD16_256 Rp2, 2048
LOAD16_256 Rp2, 4096
LOAD16_256 Rp3, 2560
TO_BYTES Rk3, Rp0
STORE8_384 Rk3, 10240
TO_BYTES Rk3, Rp1
STORE8_384 Rk3, 10624
TO_BYTES Rk3, Rp2
STORE8_384 Rk3, 11008
TO_BYTES Rk3, Rp3
STORE8_384 Rk3, 11392
STORE8_32 Rk1, 9728
HALT // END-OF-KEYGEN