MIRAGE: Succinct Arguments for Randomized Algorithms with Applications to Universal zk-SNARKs

Ahmed Kosba *  
Alexandria University  
ahmed.kosba@alexu.edu.eg

Dimitrios Papadopoulos  
HKUST *  
dipapado@cse.ust.hk

Charalampos Papamanthou †  
UMD  
cpap@umd.edu

Dawn Song  
UC Berkeley  
dawnsong@berkeley.edu

Last updated: August 24, 2020

Abstract

The last few years have witnessed increasing interest in the deployment of zero-knowledge proof systems, in particular ones with succinct proofs and efficient verification (zk-SNARKs). One of the main challenges facing the wide deployment of zk-SNARKs is the requirement of a trusted key generation phase per different computation to achieve practical proving performance. Existing zero-knowledge proof systems that do not require trusted setup or have a single trusted preprocessing phase suffer from increased proof size and/or additional verification overhead. On the other hand, although universal circuit generators for zk-SNARKs (that can eliminate the need for per-computation preprocessing) have been introduced in the literature, the performance of the prover remains far from practical for real-world applications.

In this paper, we first present a new zk-SNARK system that is well-suited for randomized algorithms—in particular it does not encode randomness generation within the arithmetic circuit allowing for more practical prover times. Then, we design a universal circuit that takes as input any arithmetic circuit of a bounded number of operations as well as a possible value assignment, and performs randomized checks to verify consistency. Our universal circuit is linear in the number of operations instead of quasi-linear like other universal circuits. By applying our new zk-SNARK system to our universal circuit, we build MIRAGE, a universal zk-SNARK with very succinct proofs—the proof contains just one additional element compared to the per-circuit preprocessing state-of-the-art zk-SNARK by Groth (Eurocrypt 2016). Finally, we implement MIRAGE and experimentally evaluate its performance for different circuits and in the context of privacy-preserving smart contracts.

* A major part of this work was done while Ahmed Kosba was a post-doctoral scholar at UC Berkeley.
† Part of this work was done while Charalampos Papamanthou was with Oasis Labs.

1 Introduction

Zero-knowledge proofs are a cryptographic primitive that enable an untrusted prover to prove the knowledge of a secret witness that satisfies certain properties to a skeptical verifier. This can be quite useful in many applications including authentication, privacy-preserving computations and others. Although the concept of zero-knowledge proofs was introduced multiple decades ago, it only started to get much attention in practice after recent advances in several aspects [1–8], which led to efficient implementations for a primitive called zk-SNARKs (zero-knowledge succinct non-interactive arguments of knowledge). zk-SNARKs provide constant-size proofs and verification that is only linear in the size of public statement being proven, regardless of how expensive the computation is. The promising performance properties of zk-SNARKs led to the development of various tools and improved back ends [5, 9–12], and enabled different kinds of applications including privacy-preserving transactions, certificate validation, image authentication and others [13–18].

However, using zk-SNARKs with constant-size proofs comes at a cost. For practicality reasons, such constructions typically resort to non-standard cryptographic assumptions and require a trusted key generation phase for each different computation. A compromised trusted setup process could lead to parties providing proofs for false statements while undetected. To avoid such problems in practice, distributed protocols are used for CRS generation [19, 20], which will be expensive to repeat for every type of computation. These drawbacks have led to different lines of work on universal zk-SNARKs attempting to solve some or all of these issues, while providing good performance, e.g., [21–28]. While these works manage to alleviate the drawbacks of zk-SNARKs, they are not as efficient as zk-SNARKs with respect to the verification overhead and proof size. For example, the proof size of these schemes can be tens or hundreds of kilobytes, while a typical zk-SNARK proof is only between 128 and 288 bytes depending on the assumptions [2, 7].

These issues led to another line of work on universal zk-
SNARK systems \[4, 29–31\], which aim to reach a middle ground to avoid the trusted setup per computation challenge, while maintaining the succinctness and efficient verification guarantees provided by efficient zk-SNARK constructions. These systems still require a trusted setup, but such setup is done once for computations of a particular class, e.g., computations that have a certain bound on the number of their operations. In the following section, we provide a brief discussion of the existing universal zk-SNARK systems.

Universal zk-SNARK systems. There are two flavors of universality in the context of zk-SNARK systems presented in literature. The first is universality with respect to the common reference string (CRS), meaning that a CRS can be adapted without fixing a circuit. The other is the universality of the circuit itself, in which a circuit receives the computation being verified as part of the input itself, and processes its logic.

While the first approach sounds more flexible and does not require fixing any circuit, the existing approaches under that category have practical limitations. For example, the technique by Groth et al. \[29\] requires a quadratic CRS for supporting universal SNARKs. In a more recent work, Sonic \[31\] presented a more practical universal zk-SNARK with updatable CRS, however (in “unhelped” mode) it increases the proof size by a factor of \(7 \times\), the verification effort by a factor of \(4 \times\) and the prover’s effort by a factor of \(50 \times\) (assuming Groth’s zk-SNARK \[7\] as a baseline). Note that Sonic also provides a helped mode that has smaller proof computation overhead and a shorter proof, but this mode requires adding an untrusted third party to help with the computations.

The advantage of the universal circuit approach is maintaining the succinct proof and the small number of pairings in the verification as enabled by zk-SNARKs, however, the most notable universal circuit approach, namely vnTinyRAM \[4\] is not efficient enough to support applications in practice, vnTinyRAM’s approach was shown to significantly increase the circuit size and prover’s effort by multiple orders of magnitude \[10\].

In this paper, we aim to address such practical limitations by building MIRAGE, a new universal zk-SNARK. In contrast to common belief, we show that the concept of universal circuits can be brought to practicality, through a modified zk-SNARK protocol and careful design of the universal circuit. While there is a cost to be paid for being universal, we managed to apply our system to applications that could benefit from our construction, such as privacy-preserving auctions and crowdfunding for a small number of participants. MIRAGE can be further scaled up using recent systems like DIZK \[12\].

Technical Highlights. Next, we provide a brief overview of some technical aspects of MIRAGE.

Separated zk-SNARKs. We first explore how to enable efficient randomized checks in zk-SNARK circuits. Randomized checks can make the verification logic much faster than regular verification circuits in cases like permutation verification and others. Informally, while it is possible to ask the prover to generate randomness by committing to the witness, doing this naively would lead to having additional expensive commitment logic in the circuit. To avoid that, we introduce separated zk-SNARKs that separate the witness values into ones that do not depend on the randomness and ones that do. Then the randomness is produced by committing to the first set of values out of the circuit and using this randomness to produce the second set of values. Due to this separation of the witness, our approach for universal circuits only increases the proof by one group element, and the verification effort by one pairing and two hash function calls, when compared to Groth’s zk-SNARK \[7\]. Our protocol is not only useful in a universal-circuit context (as explained below), but also from a complexity theory perspective, comprising an efficient zk-SNARK for the \(M_A\) complexity class.

Linear-Size Universal Circuits. A universal circuit is a circuit that receives the program to verify as input, besides the input values. One essential element of the verification of universal circuits is checking permutations to ensure that variables with the same labels have consistent values across the circuit. Previous approaches, e.g., vnTinyRAM \[4\], use permutation networks which have \(O(n \log n)\) overhead. We build a linear-size universal circuit based on an \(O(n)\) permutation verification circuit. Informally, we use the fact that two vectors \(v\) and \(w\) of size \(n\) are a permutation of each other if and only if the polynomials \(\prod (x − v_i)\) and \(\prod (x − w_i)\) are equal, which can be verified by checking equality at a random point \(r\). Furthermore, in order to further reduce the prover’s effort, we address different circuit design issues, and present a circuit that has better utilization than previous work. Our final universal zk-SNARK, MIRAGE, is derived by applying our separated zk-SNARK on our randomized, linear-size, universal circuit.

Applications in Privacy-Preserving Smart Contracts. We utilize MIRAGE in applications that require very succinct proofs and efficient verification, such as blockchain applications. We evaluate MIRAGE in the context of privacy-preserving smart contracts (e.g., HAWK \[16\]) to address the trusted key generation per contract issue. Using MIRAGE, a universal verification key will be hardcoded on the blockchain, and for every new computation, an untrusted computation specifier would only provide 32 bytes encoding the computation to be verified to a custom contract. Verifying MIRAGE’s proof on the chain would be very similar to verifying zk-SNARK proofs, which has been already implemented on Ethereum (our verifier would only be 1.4× expensive). Besides the evaluation of this scenario, we present detailed evaluation for different kinds of circuits.

Our contributions. We now summarize our contributions:

- We introduce separated zk-SNARKs, a zk-SNARK protocol that allows using randomized checks efficiently in circuits, which can be useful for both universal and non-universal contexts. This only adds one group element to the proof
in the generic group model, and adds one more pairing operation to the pairing operations done by the verifier in addition to other negligible operations in practice.

- We design a more efficient universal circuit that provides much better performance compared to the state-of-the-art by using random checks. Given a bound $N$ on the number of operations (additions and multiplications), our universal circuit is linear $O(N)$ instead of $O(N \log N)$.

- We build a new universal zk-SNARK, MIRAGE, by combining the above and we evaluate it in the context of privacy-preserving smart contracts, e.g., HAWK [16], addressing the trusted setup per contract problem that limits its usage in practice while maintaining verification efficiency.

**Limitations.** While MIRAGE significantly reduces the universal circuit overhead in comparison with vnTinyRAM and enables a higher scale of applications, the proof computation overhead is notably more expensive than the non-universal SNARK approach (See Section 6). Additionally, although our system provides a more succinct proof and a more efficient verifier than Sonic, it does not provide updatable CRS.

### 1.1 Related work

Here, we discuss the existing zero-knowledge proof systems. In addition, since our system is evaluated in the context of privacy-preserving smart contracts, we provide a brief background on smart contracts and their challenges.

**Zero-knowledge proof systems.** Table 1 gives an overview of representative zero knowledge proof constructions in the space. The constructions can be classified into different categories with respect to the setup requirements:

- **Trusted setup per computation:** This most notably includes the construction proposed by Gennaro et al. using quadratic arithmetic programs [1]. This construction was implemented, improved and extended in several later works [2, 4, 7, 8]. A clear advantage of this approach is that the proof size is succinct/constant-size and the verification overhead depends only on the size of the statement being proven. This made this kind of zero knowledge proofs more inviting for blockchain applications [13, 14, 16].

- **Transparent setup:** Several constructions were proposed to eliminate the trusted setup requirement of the previous constructions. These include 1) Discrete log-based techniques, such as Bulletproofs [22] and the previous work by Bootle et al. [33]. 2) Interactive oracle proofs techniques [34], such as Ligero [21], zk-STARKs [25] Aurora [26] and more recently Virgo [28]. These techniques rely on symmetric cryptography and are plausibly conjectured to have post-quantum security. 3) Interactive proof-based techniques [35]. Such techniques build upon several earlier works [36–38]. An example is the Hyrax system by Wahby et al. [24]. 4) Lattice-based techniques, such as the work by Baum et al. [32].

- **Universal trusted setup:** This includes other interactive proof-based techniques, such as the techniques proposed by Zhang et al. [23], and Xie et al. [27]. These techniques besides all techniques in the second category increase the verification overhead to an extent that might not be suitable for applications where proof size and verification overhead are a bottleneck. To avoid the trusted setup per computation problem while maintaining the verification efficiency, vnTinyRAM [4] introduced a universal circuit that accepts the program to be verified besides the statement. This was shown to increase the proving cost by orders of magnitude compared to the non-universal approach [10]. Groth et al. introduced a universal zk-SNARK with updatable common reference strings [29], however the size of the CRS in their setting is quadratic making it not practical. Recently, LegoUAC, a zk-SNARK with a linear universal CRS was introduced [30], but it has polylogarithmic proofs. On the other hand, Sonic provides an updatable zk-SNARK with constant size proofs [31]. Sonic can run in two modes: helped and unhelped. In the helped mode, an additional untrusted party helps with making both proof computation and verification more efficient. Table 2 provides a more detailed comparison between systems under the universal trusted setup category with constant proof sizes.

**Comparison with vnTinyRAM [4].** MIRAGE’s circuit is linear in the number of supported operations, while vnTinyRAM’s circuit is quasi-linear. Note that vnTinyRAM’s construction accepts a program and a bound $T$ on the number of execution steps, while our construction assumes that the desired computation is represented as an arithmetic circuit or a set of constraints. While the model is different, the same bound in the complexity comparison of the circuit sizes is used, assuming $T = \Theta(N)$. In Table 2, the concrete complexity of our prover is measured in terms of the number of additions and multiplications, but for vnTinyRAM, measuring the concrete complexity is different as it depends on the executed branches during runtime. The cost is estimated conservatively based on the per-cycle gate count in vnTinyRAM [4], assuming the generic group model is used. More comparison details are in Section 5.3.

**Comparison with Sonic [31].** We mainly consider the unhelped mode of Sonic, as the availability of additional helper parties is not applicable in all contexts, especially if the computation being verified is not the same across many parties. As Table 2 shows, our system is better with respect to the proof size and verification effort, and has competitive prover effort, when compared with Sonic in the unhelped case. If the universal circuit is highly utilized, i.e., $N = n_+ + n_\ast$, the prover in our case could have fewer exponentiations. Note that the reported prover cost of our system in Table 2 uses a slightly modified version of the naive basic circuit presented in Section 4, that allows adding and multiplying constants cheaply. This is why the bound $N$ does not consider addition or multiplication of constants. In Section 5, we also present
Table 1: A comparison of the existing zero-knowledge proof systems. A filled circle indicates no trusted setup, while a half filled circuit indicates a universal setup for a class of computations. In this table, $n$ is the total number of gates, $n_s$ is the number of multiplications, $u$ is the size of the statement, $w$ is the witness size, $N$ is an upper bound on the number of additions and multiplications. For Hyrax, Libra and Virgo, $d$ is the circuit depth and $g$ is the width of the circuit.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Untrusted Setup</th>
<th>Proof Computation</th>
<th>Proof Size</th>
<th>Verification</th>
</tr>
</thead>
<tbody>
<tr>
<td>QAP-based [1, 2, 7]</td>
<td>○</td>
<td>$O(n, \log n_s)$</td>
<td>$O(1)$</td>
<td>$O(u)$</td>
</tr>
<tr>
<td>Ligero [21]</td>
<td>●</td>
<td>$O(n, \log n_s)$</td>
<td>$O(\sqrt{n})$</td>
<td>$O(n_s)$</td>
</tr>
<tr>
<td>zk-STARiks [25]</td>
<td>●</td>
<td>$O(n, \log^2 n_s)$</td>
<td>$O(\log^2 n_s)$</td>
<td>$O(\log^2 n_s)$</td>
</tr>
<tr>
<td>Bulletproofs [22]</td>
<td>●</td>
<td>$O(n_s)$</td>
<td>$O(\log n_s)$</td>
<td>$O(n_s)$</td>
</tr>
<tr>
<td>Hyrax [24]</td>
<td>●</td>
<td>$O(n + d \cdot \log g)$</td>
<td>$O(\sqrt{n} + d \log g)$</td>
<td>$O(\sqrt{n} + d \log g)$</td>
</tr>
<tr>
<td>Aurora [26]</td>
<td>●</td>
<td>$O(n_s, \log n_s)$</td>
<td>$O(\log^2 n_s)$</td>
<td>$O(n_s)$</td>
</tr>
<tr>
<td>Baum et al. [32]</td>
<td>●</td>
<td>$O(n_s, \log n_s)$</td>
<td>$O(\sqrt{n_s} \cdot \log n_s)$</td>
<td>$O(n_s)$</td>
</tr>
<tr>
<td>Virgo [28]</td>
<td>●</td>
<td>$O(n + w \log w)$</td>
<td>$O(d \log n + \log^2 w)$</td>
<td>$O(d \log n + \log^2 w)$</td>
</tr>
<tr>
<td>Libra [27]</td>
<td>●</td>
<td>$O(n)$</td>
<td>$O(d \log n)$</td>
<td>$O(d \log n)$</td>
</tr>
<tr>
<td>Groth et al. [29]</td>
<td>●</td>
<td>$O(n_s, \log n_s)$</td>
<td>$O(1)$</td>
<td>$O(u)$</td>
</tr>
<tr>
<td>Sonic [31]</td>
<td>●</td>
<td>$O(n_s, \log n_s)$</td>
<td>$O(1)$</td>
<td>$O(u)$</td>
</tr>
<tr>
<td>LegoUAC [30]</td>
<td>●</td>
<td>$O(n)$</td>
<td>$O(\log^2 n)$</td>
<td>$O(u \log^2 n)$</td>
</tr>
<tr>
<td>vnTinyRAM [4]</td>
<td>●</td>
<td>$O(N \log^2 N)$</td>
<td>$O(1)$</td>
<td>$O(u)$</td>
</tr>
<tr>
<td>This Work</td>
<td>●</td>
<td>$O(N \log N)$</td>
<td>$O(1)$</td>
<td>$O(u)$</td>
</tr>
</tbody>
</table>

Table 2: Comparison between current approaches for universal zk-SNARKs with constant-size proofs with respect to the non-universal scheme of Groth16 [7] as a baseline. Besides the notation used in Table 1, $U$ is an upper bound on the statement size, $m$ refers to the number of wires, $d'$ refers to the maximum size of committed polynomials in Sonic [31], $EX$ refers to exponentiations, $P$ refers to pairing operations and $T$ is a bound on the number of computation steps in vnTinyRAM ($T = \Theta(N)$). The second group of rows correspond to schemes with universal CRS, while the last group of rows correspond to systems with universal circuits. Assuming full circuit utilization for our construction in the naive case, the bound $N$ would be equal to $n_s + n_u$, where $n_u$ is the number of additions, and $U$ would be equal to $u$. Note: $n_s$ and $n_u$ do not include multiplying by or adding constants. In all universal schemes, the custom portion of the CRS is not generated by a trusted party.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>CRS Size</th>
<th>Uni. Cir. Size</th>
<th>Prover’s Overhead</th>
<th>Proof Size</th>
<th>Verification</th>
<th>Assumptions</th>
<th>Updatable?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-universal [7]</td>
<td>$O(n_s + m)$</td>
<td>N/A</td>
<td>$4n_s + m - u$ EX</td>
<td>128 B</td>
<td>$3P + u$ EX</td>
<td>GG</td>
<td>✓</td>
</tr>
<tr>
<td>Groth et al. [29]</td>
<td>$O(n_s^2)$</td>
<td>$O(n_s + m - u)$</td>
<td>N/A</td>
<td>128 B</td>
<td>$5P + u$ EX</td>
<td>GG</td>
<td>✓</td>
</tr>
<tr>
<td>Sonic [31]</td>
<td>$O(d')$</td>
<td>$O(n_s)$</td>
<td>N/A</td>
<td>273n EX</td>
<td>1152 B</td>
<td>13 P</td>
<td>AGM, RO</td>
</tr>
<tr>
<td>Sonic (Helped)</td>
<td>$O(d')$</td>
<td>$O(n_s)$</td>
<td>N/A</td>
<td>18n EX</td>
<td>256 B</td>
<td>10 P</td>
<td>AGM, RO</td>
</tr>
<tr>
<td>vnTinyRAM [4]</td>
<td>$O(N \log N)$</td>
<td>$O(1)$</td>
<td>$O(N \log N)$</td>
<td>5000T EX</td>
<td>128 B</td>
<td>$3P + u$ EX</td>
<td>GG</td>
</tr>
<tr>
<td>This work</td>
<td>$O(N)$</td>
<td>$O(1)$</td>
<td>$O(N)$</td>
<td>90N + 25U EX (naive)</td>
<td>160 B</td>
<td>$4P + u$ EX</td>
<td>GG, RO</td>
</tr>
</tbody>
</table>

another circuit design that can reduce the reported prover cost further for many applications.

Comparison with concurrent work [39, 40]: MARLIN provides a preprocessing zk-SNARK that has a universal and updatable CRS [39]. MARLIN has faster prover and verifier than Sonic, however its proof size is still 1 KB, and the reported experiments showed that its verifier’s performance is about 2.6× worse than the Groth16 baseline, despite having fewer pairings. Another work in the same line, PLONK [40], improves upon Sonic. PLONK has a proof size of 448 to 512 bytes and a more efficient prover. The estimated costs reported in PLONK [40] could suggest that its performance is comparable to MARLIN’s. In comparison, our proof size is 160 bytes, and the verifier’s performance is only 1.4× worse than the Groth16 baseline, which makes MIRAGE’s verifier more suitable for applications that require efficient verification. On the other hand, MIRAGE’s CRS is not updatable.

Smart Contracts. The emerging success of cryptocurrencies, most notably Bitcoin [41], has motivated several other applications to utilize the decentralized blockchain setting for supporting other functionalities. This further led to another generation of cryptocurrency systems that aimed at enabling users to customize the decentralized computation, by defining smart contracts. Smart contracts are executable objects that can run autonomously on top of a blockchain and are automatically enforced. Systems like Ethereum [42] enable users to program smart contracts using high-level languages and post their contracts to the chain. Besides simple transaction verification, the network in a smart contract system executes the user-specified code included in the smart con-
tract. This clearly leads to a privacy issue, as all values used by the computation will be seen by all miners.

HAWK \[16\] aims to address the privacy problem by using zero knowledge proofs. For example, to support a privacy-preserving decentralized auction, the involved parties and the auction manager interact through a protocol whose correct execution can be verified by a smart contract that does not learn anything about the users’ bids or the winner. HAWK relies on QAP-based zk-SNARKs in their implementation as they provide succinct proofs and efficient verification. However, one implication of using this kind of zero-knowledge proofs is the trusted setup needed per computation. This limits the usage of HAWK’s approach in practice. In our work, we show how to avoid this problem through our universal circuit and efficient zk-SNARK protocol for randomized verification.

2 Preliminaries

In this section, we provide a summary of the definitions and the protocols we use or modify.

2.1 Quadratic Arithmetic Programs

**Definition 1** Quadratic Arithmetic Program (QAP) \[1, 2\] A QAP $Q$ over field $F_q$ contains three sets of $m+1$ polynomials $V = \{v_i(x)\}$, $W = \{w_i(x)\}$, $Y = \{y_i(x)\}$, for $i = 0, \ldots, m$, and a target polynomial $t(x)$. Let $C$ be a circuit with $m$ wires (a wire can be an input to the circuit or an output of a multiplication gate) out of which $u$ wires are I/O wires ($c_1, \ldots, c_u$). Then we say that $Q$ computes $C$ if: $(c_1, \ldots, c_u) \in F_q^u$ is a valid assignment of $C$’s inputs and outputs, if and only if there exist coefficients $(c_{u+1}, \ldots, c_m)$ such that $t(x)$ divides $p(x)$, where $p(x)$ is the polynomial

$$(v_0(x) + \sum_{i=1}^{m} c_i v_i(x))(w_0(x) + \sum_{i=1}^{m} c_i w_i(x)) - y_0(x) - \sum_{i=1}^{m} c_i y_i(x).$$

2.2 zk-SNARKs

zk-SNARKs (zero-knowledge succinct non-interactive arguments of knowledge) have algorithms (Setup, Prove, Verify). In summary Setup outputs prover and verification keys, on input a a circuit $C$. Algorithm Prove outputs a zero-knowledge proof of knowledge that circuit $C$ is satisfiable for a fixed public statement (I/Os). Finally, Verify verifies that proof, given a public statement. For a zk-SNARK, we want perfect completeness, knowledge soundness and zero-knowledge to hold. Perfect completeness means that an honest prover that knows the witness to a satisfiable statement can provide a verifying proof. Knowledge soundness means that, given a verifying proof for a public statement provided by a PPT adversary $A$, there exists an extractor that can retrieve a valid witness by inspecting $A$’s tape. Finally, zero-knowledge means that a proof provided by an honest prover leaks nothing more than the validity of the statement. The formal definitions of the above three properties (and the ones we use in our proofs) can be found in Definition 2 of Groth’s zk-SNARK \[7\].

2.3 Groth16 protocol

We summarize the protocol proposed by Groth \[7\] in the generic group model, using the notation we use in this paper.

**Protocol 1** The Groth16 Protocol \[7\]

- $\{\text{vrk}_C, \text{prk}_C\} \leftarrow \text{Setup}(C, 1^k)$: Let $C$ be an arithmetic circuit with $u$ public input and output values from $F_q$, i.e., $u$ is the statement size. Build a QAP $Q = (t(x), V, W, Y)$ of size $m$ and let $n$ be the degree of $t(x)$. Let $I_{\text{mid}} = \{u + 1, \ldots, m\}$. Let $e$ be a bilinear map $e : G_1 \times G_2 \rightarrow G_T$, and let $g_1$ be a generator of $G_1$ and $g_2$ be a generator of $G_2$.

- Choose $\alpha, \beta, \gamma, \delta, s \leftarrow F_q$. Construct the public proving key $\text{prk}_C$ as follows:
  - $g_1^\alpha, g_1^\beta, g_2^\delta$
  - $g_1^{\gamma}, \{g_1^{\gamma i(x)}\}_{i=0}^{n-1}$
  - $\{g_1^{(\delta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma_{\text{mid}}}\}_{i=0}^{\text{mid}}$

- Construct the verification key $\text{vrk}_C$ as
  - $g_1^\alpha, g_2^\beta, g_2^\gamma, g_2^\delta$
  - $\{g_1^{(\delta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma_{\text{mid}}}\}_{i=0}^{\text{mid}}$

- $\pi \leftarrow \text{Prove}(C, \text{prk}_C, \text{stmt})$: Given public statement $\text{stmt}$ which includes the values $\{c_i\}_{i=1}^m$, the prover infers the values of the remaining wires in the circuit $\{c_i\}_{i=m+1}^m$ and samples two random values $\kappa_1$ and $\kappa_2$ from $F_q$.

The prover then computes $h(x) = \frac{p(x)}{t(x)}$, and computes the proof as

- $\pi_A = g_1^{\alpha + hv(x) + \kappa_1 \delta}$
- $\pi_B = g_2^{\beta + hw(x) + \kappa_2 \delta}$
- $\pi_C = g_1^{(h(x)t(x) + I_{\text{mid}}(x))/\delta} \cdot \pi_A \cdot \pi_B \cdot g_1^{-\kappa_1 - \kappa_2 \delta}$

where

- $v(x) = \sum_{i=1}^{m} c_i v_i(x)$
- $w(x) = \sum_{i=0}^{m} c_i w_i(x)$
- $b_1 = g_1^{\beta + hw(x) + \kappa_2 \delta}$
- $I_{\text{mid}}(x) = \sum_{i=0}^{\text{mid}} (\beta v_i(x) + \alpha w_i(x) + y_i(x))$

Proof $\pi$ contains $\pi_A$, $\pi_B$ and $\pi_C$. 

5
We consider the class of languages that can be efficiently verified using a hiding and binding commitment procedure. Finally, the prover runs the SNARK proving algorithm for the composite statement “w is a valid opening for comw and L(x, w, r) accepts.” Since the commitment scheme is hiding and the SNARK is zero-knowledge, the verifier learns nothing about w from the interaction. Assuming the commitment scheme has a “knowledge” property (enhancing it with a zero-knowledge proof-of-knowledge, if necessary), the soundness of the protocol can be proven in a straightforward manner by extracting the pre-image of comw and the witness used in the circuit of L. If they are different, this can be used to break the commitment binding property. Else, since comw was computed before seeing r, the probability that the extracted witness is not a valid witness for x, is negligible by the soundness property of the MA argument.

If |r| is at most polylogarithmic in |w|, this protocol is a succinct zero-knowledge argument. The downside of this approach is that it required “opening” comw inside the circuit being argued with the SNARK, which may introduce a significant overhead in practice. In the rest of this section, we describe a more efficient way to build zero-knowledge arguments for MA by modifying the zk-SNARK of Groth [7].

### 3.2 Separated zk-SNARKs

Recall that in a typical zk-SNARK based on quadratic arithmetic programs, the wire indices of the circuit being verified are divided into two categories. The ones that correspond to the public statement being proved usually referred to as IO-related indices and the ones that correspond to the non-IO-related ones that we call Imid (these contain the witness indices too). A separated zk-SNARK is a zk-SNARK with the difference that it is parametrized by a set of indices J ⊂ Imid.

More importantly, the proof π of a separated zk-SNARK can be written as [π′, πj] where πj can be computed with access only to the values of the indices in J and the public parameters. We now give a separated zk-SNARK implemented off Groth’s original zk-SNARK [7]. We highlight the changes with blue. We prove its knowledge soundness in the generic group model and its zero-knowledge (as per [7, Def. 2]).

**Protocol 2** The separated Groth16 Protocol

- \( \{ \text{verk}_{C(J)}, \text{prk}_{C(J)} \} \leftarrow \text{Setup}(C(J), 1^k) \): Let C be an arithmetic circuit with u public input and output values from \( \mathbb{F}_q \), i.e., u is the statement size. Build a QAP \( Q = (i(x), V, W, Y) \) of size m and let n be the degree of i(x). Let \( I_{mid} = \{ u+1, \ldots, m \} \), \( J \subseteq I_{mid} \) and \( I = I_{mid} - J \).

Choose \( \alpha, \beta, \gamma, \delta, \delta', s \leftarrow \mathbb{F}_q \). Construct the public proving key \( \text{prk}_{C(J)} \) as follows:

\[
\begin{align*}
&g_1^\alpha, g_1^\beta, g_1^\delta, g_1^{\delta'}, g_2^\delta, g_3^\delta, g_4^\delta, g_5^\delta \\
&\{g_1^{\beta_{ij}}, g_1^{\beta_{i}'}, g_2^{\delta_{ij}}, g_3^{\delta_{ij}}, g_4^{\delta_{ij}}, g_5^{\delta_{ij}} \}_{i \in J} \\
&\{g_1^{(\delta_{ij}(s) + \delta_{ij}(s'))/\delta} \}_{i \in I} \\
&\{g_1^{(\delta_{ij}(s) + \delta_{ij}(s'))/\delta} \}_{i \in I}
\end{align*}
\]
Conduct the verification key \( \vrk_{C(j)} \) as
\[
\begin{align*}
&\{ g_1^{\alpha(x)+\kappa_1\delta} \}_{i=0}^{m-2} \\
&\{ g_i^{\beta(x)+\gamma(x)+\kappa_i\delta} \}_{i=0}^{m-2} \\
&\{ g_i^{\beta(x)+\gamma(x)+\kappa_i\delta} \}_{i=0}^{m-2},
\end{align*}
\]

\( \cdot \pi \leftarrow \text{Proof}(C(j), \text{prk}_{C(j)}, \text{stmt}) \): Given public statement \( \text{stmt} \) which includes the values \( \{ c_i \}_{i=1}^m \), the verifier infers the values of the remaining wires in the circuit \( \{ c_i \}_{i=m+1}^n \) and samples three random values \( \kappa_1, \kappa_2, \kappa_3 \) from \( E_q \).

The prover then computes \( h(x) = \frac{p(x)}{t(x)} \), and computes the proof as
\[
\begin{align*}
\pi_A &= g_1^{\alpha(x)+\kappa_1\delta} \\
\pi_B &= g_1^{\beta(x)+\delta} \\
\pi_C &= g_1^{\beta(x)+\gamma(x)+\kappa_1\delta} \\
\pi_D &= g_1^{\kappa_1\delta} J_1(x)/\delta
\end{align*}
\]

where
\[
\begin{align*}
v(x) &= \sum_{i=0}^{m} c_i v_i(x) \\
w(x) &= \sum_{i=0}^{m} c_i w_i(x) \\
B_1 &= g_1^{\beta(x)+\delta} \\
J(x) &= \sum_{i=0}^{m} c_i \left( \beta v_i(x) + \alpha w_i(x) + y_i(x) \right)
\end{align*}
\]

Write proof \( \pi \) as \( [\pi', \pi_J] \) where \( \pi' \) contains \( \pi_A, \pi_B, \pi_C \) and \( \pi_J \) contains \( \pi_D \).

\( \{ 0, 1 \} \leftarrow \text{Verify}(\vrk_{C(j)}, \text{stmt}, \pi) \): Given the proof and the verification key, the verifier checks to see if \( e(\pi_A, \pi_B) \) equals
\[
e(g_1^{\alpha(x)+\kappa_1\delta}, g_1^{\beta(x)+\gamma(x)+\kappa_1\delta}, g_1^{\beta(x)+\gamma(x)+\kappa_1\delta}, g_1^{\kappa_1\delta}, g_1^{\kappa_1\delta}),
\]

where \( \Psi_\beta(x) = \sum_{i=0}^{m} c_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) \) and \( \Psi_\gamma(x) = \sum_{i=0}^{m} c_i (\gamma(x) + y_i(x)) \) and \( \pi_J \) is the public statement \( \text{stmt} \) being proved.

\title{Proof sketch for knowledge soundness.} Knowledge soundness holds in the generic group model. Following the proof technique in [7], we express \( \pi_A, \pi_B, \pi_C, \pi_D \) as \( g^\alpha, g^\beta, g^\gamma, g^\delta \), and \( g^D \), where \( A, B, C \) and \( D \) are 6-variate Laurent polynomials in \( \alpha, \beta, \gamma, \delta, \delta' \) and \( s \) and, due to the generic group model, can be expressed as linear combinations of the elements in \( \text{vrk}_{C(j)}, \text{prk}_{C(j)} \). Substituting in the verification equation, we have that two Laurent polynomials should be equal. This gives rise to equations that relate to the coefficients of distinct monomials on both sides, allowing us to extract the QAP coefficients. The proof is in Appendix C.

\title{Proof for zero-knowledge.} The simulator can choose group elements for \( \pi_A, \pi_B \) and \( \pi_C \) by randomly choosing their exponents and then set \( \pi_D \) to be the element satisfying the verification equation. Since \( \kappa_1, \kappa_2, \kappa_3 \) are chosen uniformly at random in our construction and \( \pi_D \) is the only group element satisfying the verification equation, zero-knowledge follows.

\subsection{3.3 Efficient zk-SNARK for \( \mathcal{MA} \)}

Now we build an efficient zk-SNARK for a language \( L \) in \( \mathcal{MA} \) using the above separated construction. Let \( L(x, w, r) \) be the de-randomized verifier algorithm for \( L \) as introduced before. We view \( L \) as a circuit with IO-related indices being \( x \) and \( r \) and non-IO-related indices \( I \) being the rest of the wire indices. Define \( J \subset I \) as the set of all wire indices of \( L(x, w, r) \) that do not depend on the randomness \( r \)—note that \( J \) includes the wires corresponding to the witness \( w \). Let us call those wires deterministic wires.

To give an intuition about that, consider the \( \mathcal{MA} \) language that contains pairs of \( n \)-sized vectors \( (a, b) \) such that \( (a, b) \in L \) iff \( b \) is a sorted version of \( a \). The \( \mathcal{MA} \) verification procedure involves two checks (note that in this case there is no explicit witness that is given as input):

1. (deterministic comparison check) \( b_i \leq b_{i+1} \) for all \( i = 1, \ldots, n-1 \);
2. (randomized permutation check) \( \prod_{i=1}^{n}(a_i + r) = \prod_{i=1}^{n}(b_i + r) \).

In this case, the set of deterministic wires \( J \) will correspond only to the wires that are used to implement the comparisons (whose values only depend on the statement).

We are now ready to describe the protocol. The common input of the verifier and the prover is a statement \( x \); the prover additionally has a corresponding witness \( w \). The goal of the prover is to persuade the verifier, in zero-knowledge, that \( x \in L \) where \( L \) is an \( \mathcal{MA} \) language with verification procedure \( L(x, w, r) \). Let \( J \) be the set of deterministic wires for \( L(x, w, r) \) and let \( \{ \text{vrk}_{L(J)}, \text{prk}_{L(J)} \} \leftarrow \text{Setup}(L(J), 1^x) \) be the parameters generated from the Setup of the separated zk-SNARK. Our protocol is interactive and proceeds as follows.

1. Given \( x \in L \) and the respective witness \( w \), the prover computes the values of the deterministic wires \( J \) with respect to \( L(x, w, r) \) and then computes \( \pi_J \) using the public parameters \( \text{prk}_{L(J)} \). The prover sends \( \pi_J \) to the verifier;
2. The verifier picks a random \( r \) and sends to the prover;
3. The prover computes the values for the wires in \( I \setminus J \) using randomness \( r \). At that point he knows all the wire values for \( L(x, w, r) \) and runs \( \pi \leftarrow \text{Proof}(L(J), \text{prk}_{L(J)}, x, |r|) \).
   Parse \( \pi \) as \( [\pi', \pi_J] \) and send \( \pi' \) to the verifier;
4. The verifier computes \( \pi = [\pi', \pi_J] \) and runs \( \{ 0, 1 \} \leftarrow \text{Verify}(\text{prk}_{L(J), x} |r, \pi|) \), using the \( \pi_J \) received in Step 1 and the randomness \( r \) sent at Step 2.

As the randomness \( r \) is “public” since \( L \) is in \( \mathcal{MA} \) (as opposed to secret randomness used locally by the verifier),
the interaction can be removed with the Fiat-Shamir heuristic, assuming a collision-resistant hash function hash modelled as a random oracle.

- Given $x$ and $w$, the prover computes the values of the deterministic wires $J$ with respect to $L$ and then computes $\pi J$ using the public parameters $prkL,J$. Then the prover computes $r = \text{hash}(x||\pi J)$. Then the prover computes the values for the wires in $Lmid - J$ using randomness $r$. At that point, the prover knows all the wire values for $L(x,w,r)$ and runs $\pi \leftarrow \text{Prove}(L,prkL,J,x||r)$. Then the prover sends $\pi$ to the verifier;

- The verifier parses $\pi$ as $[\pi',\pi J]$, computes $\pi J = \text{hash}(x||\pi J)$ and runs $\{0,1\} \leftarrow \text{Verify}(prkL,J,x||\pi)$. As in Section 3.1, if $r$ is of size only polylogarithmic in $|w|$ (and polynomial in $|x|$) and security parameter $\lambda$, then the resulting protocol is a succinct non-interactive argument. The prover’s runtime is asymptotically the same as that of Groth’s protocol $\tilde{O}(|L|)$.

4 A Universal Circuit Protocol for zk-SNARKs

In this section, we adapt the protocol described above in the context of universal circuits. We will use a simplified version of our universal circuit to make the representation less involved. (Section 5 presents the circuit design in detail.

The goal is to define a simple universal language $Luniv$ that captures the operations of any circuit $C$ that has at most $n_s$ multiplications and $n_+$ additions, and its statement size is bounded by $n_r$. We use the following notation: Let $l_i$ and $l_3'$ refer to an index (label) of a variable in our construction. Let $z_i$ and $z_3'$ refer to the values of the variables with indices $l_i$ and $l_3'$ respectively. An entry is a pair of label and value, e.g., $(l_i,z_i)$. Let spec be a vector that specifies the functionality of a custom circuit $C$, i.e., $\text{spec} = (l_1,l_2,\ldots,l_{n_3+n_+})$. The first $n_r$ elements will correspond to the labels of the statement variables, then the following $n_3$ and $n_+$ elements will be the labels of the variables used in multiplication and addition constraints, respectively. Let stmt be a vector that includes the values of the statement variables of $C$, i.e., $\text{stmt} = (z_1,z_2,\ldots,z_n)$. (Figure 1 illustrates an example).

Define the language $Luniv$ as follows: An instance $(\text{spec},\text{stmt}) \in Luniv$ if and only if $\text{stmt}$ is a satisfying assignment for the specification of $C$, i.e.,

- There exists a vector $(z_{n_r+1},z_{n_r+2},\ldots,z_{n_3+n_+})$ such that $z_{i+2} = z_i + z_{i+1}$ for all $i \in \{n_r+1,\ldots,n_3+n_+\}$, and $z_{i+2} = z_i + z_{i+1}$ for all $i \in \{n_r+3n_s+1,\ldots,n_r+3n_s+3n_+\}$.

- There exists a vector $(l_i',z_i')$, entries where $i \in \{1,\ldots,n_r+3n_s+3n_+\}$, such that
  - It is a permutation of the entries $\{(l_i,z_i)\}_{i \in \{1,\ldots,n_r+3n_s+3n_+\}}$.
  - (Consistency) For all $i \in \{1,\ldots,n_r+3n_s+3n_+\}$, $l_i' \leq l_{i+1}'$, and if $l_i' = l_{i+1}'$, then $z_i' = z_{i+1}'$.

To check membership in $Luniv$, a randomized verifier applies all the correctness and consistency constraints above, and checks the permutation constraint as follows. Given two uniformly selected random values $r_1$ and $r_2$ from $\mathbb{F}_q$, the following must hold:

$$\prod_{i=1}^{n_r+3n_s+3n_+} ((l_i + r_2z_i) - r_1) = \prod_{i=1}^{n_r+3n_s+3n_+} ((l_i' + r_2z_i') - r_1)$$

To show that $Luniv \in \mathcal{MA}$, we argue about the complexity of the verifier and the probability of failure. Let $Cuniv$ be a circuit that encodes the verification logic above. Note that the size of the circuit will be linear in the size of the specification. A prover would send the circuit $Cuniv$ to the verifier along with the values of all $z_i$’s and $(l_i',z_i')$ entries. The verifier can then run the circuit given the prover’s input, the specification spec, and two independently generated random values $r_1,r_2$. It’s easy to observe that the verifier runs in polynomial time.

**Completeness.** If $(\text{spec},\text{stmt}) \in Luniv$, i.e., the prover is honest, it is easy to see that verification will always succeed with probability 1.

**Soundness.** If $(\text{spec},\text{stmt}) \notin Luniv$, i.e., the prover is dishonest, to calculate the probability of successful verification, we can compute an upper bound based on the probability of the following two events:

- The prover could cheat if for any $i \in \{1,2,\ldots,n_r+3n_s+3n_+\}$ and $j \in \{1,2,\ldots,n_3+n_+\}$, the random value $r_2$ was equal to the root of the polynomial $p_{ij}(x) = l_i - l_j + x(z_i - z_j)$, i.e., $r_2 = \frac{l_i - l_j}{z_i - z_j}$ when $z_i \neq z_j$. Let $p_1$ denote the probability of this event. It can be shown that $p_1 \leq \frac{(n_r+3n_s+3n_+)^2}{|\mathbb{F}_q|}$.

- The prover could cheat if the random value $r_1$ is a root of the polynomial $p(x) = \prod_{i=1}^{n_r+3n_s+3n_+} ((l_i + r_2z_i) - x) - \prod_{i=1}^{n_r+3n_s+3n_+} ((l_i' + r_2z_i') - x)$. Let $p_2$ denote the probability of this event. Using the Schwartz-Zippel Lemma, it can be shown that $p_2 \leq \frac{n_r+3n_s+3n_+}{|\mathbb{F}_q|}$. Let $P_{\text{cheating}}$ be the total cheating probability. It can be shown that $P_{\text{cheating}} \leq p_1 + p_2$, i.e., $P_{\text{cheating}} \leq \frac{(n_r+3n_s+3n_+)^2 + (n_3+n_+) \cdot (n_r+3n_s+3n_+)}{|\mathbb{F}_q|}$. In our implementation, $|\mathbb{F}_q|$ is nearly $2^{254}$. For a cheating probability of $2^{-128}$, $(n_r+3n_s+3n_+)$ has to exceed $2^{60}$ which is way beyond practical circuit sizes.

This shows that $Luniv \in \mathcal{MA}$. Now we can apply our efficient zk-SNARK for $\mathcal{MA}$ to verify membership in $Luniv$, i.e., verify that the circuit $Cuniv$ is satisfied given a specification and a statement. This serves to minimize the verifier’s effort and enable zero-knowledge (hiding the values of intermediate elements).
A Simple Universal Circuit

Statement Entries ($n_s = 6$):
1. $(l_1, z_1)$
2. $(l_2, z_2)$
3. $(l_3, z_3)$
4. $(l_4, z_4)$
5. $(l_5, z_5)$
6. $(l_6, z_6)$

Multiplication Entries ($n_\ast = 3$):
1. $(l_1, z_1)$
2. $(l_2, z_2)$
3. $(l_3, z_3)$

Addition Entries ($n = 3$):
1. $(l_1, z_1)$
2. $(l_2, z_2)$
3. $(l_3, z_3)$

Permutated Entries:
$(l_1, z_1), (l_2, z_2), ... , (l_6, z_6)$

Custom Computation

Statement Labels:
$I_1 = 1$  $I_2 = 4$  $I_3 = 2$  $I_4 = 8$  $I_5 = 3$  $I_6 = 6$

Addition Labels:
$I_{14} = 1, I_{17} = 2, I_{16} = 5, I_{15} = 7, I_{20} = 4, I_{1} = 8
I_{22} = I_{23} = I_{24} = 0$

Permutated Values:
$I' = (0,0,0,0,0,0,1,1,2,2,3,3,4,4,4,4,5,5,6,6,7,7,8,8)$

Specification

A Sample Valid Assignment

Figure 1: An example of a simple universal circuit and a specification of a custom circuit. # indicates a variable label. Unused entries are zeroed.

witnesses values). Appendix A illustrates how to apply our Protocol 2 for $C_{univ}$ in detail. The following points highlight some details about the mapping and the differences:

- The statement of $C_{univ}$ is changed to also include \( \{l'_i\}_{i \in \{1,\ldots,n_s+3n_\ast+3n\}} \) besides \( \{l\}_{i \in \{1,\ldots,n_s+3n_\ast+3n\}} \) and \( \{z_i\}_{i \in \{1,\ldots,n_\ast\}} \), as the values of \( l'_i \) are known during the specification of the custom circuit, and will be part of $\text{spec}_C$.

- The set $J$ in Protocol 2 will include the set of indices corresponding to the wires carrying the witness values of \( \{z'_i\}_{i \in \{1,\ldots,n_s+3n_\ast+3n\}} \) \( \{l'_i\}_{i \in \{1,\ldots,n_s+3n_\ast+3n\}} \). Note that the prover will commit to both the values corresponding to the set \( J \) and the statement, which includes \( \{z'_i\}_{i \in \{1,\ldots,n_s+3n_\ast+3n\}} \).

- To minimize the verifier’s effort, we introduce an untrusted derive phase for computing the encoding of \( \{l_i\} \) and \( \{l_i'\} \) (or the circuit specification in the general case). This happens only once per a custom new circuit, and can be both computed and verified in linear time. The encoding of the specification is just one group element (32 bytes) in our setting (See $\text{vk}_{spec}$ in Appendix A).

- Finally, for efficiency purposes, when computing the hash of the statement and the witness commitment, instead of computing $\text{Hash}(x||\pi_j)$ directly as described in Section 3, we use the encoding of the statement $x$ that is computed during the zk-SNARK verification algorithm.

5 Universal Circuit Design

In this section, we describe the approaches we investigated for designing the universal circuit. In the rest of the discussion, we use the term opcode to denote the type of an instruction or operation. The cost of any component is measured in terms of the number of constraints (multiplication gates) needed to implement or verify its logic in the circuit. Note that the cost of verifying a single instruction equals the cost of verifying the operation itself (based on the logic corresponding to the opcode) plus the cost of verifying the consistency of the values of its entries with respect to the rest of the circuit (the permutation and consistency check logic). For example, for a multiplication or addition instruction as defined before, the cost of verifying operation correctness is one constraint, while the cost of verifying the consistency of the values of the entries equals 15 constraints (5 per entry).

5.1 Single-opcode version

The circuit design we considered in the previous sections included only two types of operations: addition and multiplication operations. This version can be slightly modified to be only a single-opcode circuit, with an additional binary input with each instruction to choose which operation should be activated (this additional input will belong to the $\text{spec}_C$ vector, and will be set during derivation). This will only add one more constraint to the instruction cost, while enabling more flexible ranges of addition or multiplication operations. Additionally, to avoid the cost of multiplying or adding constants, this opcode can also be extended using additional inputs that are specified during the derivation.

More concretely, the $\text{spec}_C$ vector will also include additional values $b_j, c_{j,1}, c_{j,2}, c_{j,3}, c_{j,4}$ for each instruction $j$ besides the labels of the variables $l_i, l_{i-1}, l_{i+2}$. For each instruction $j$, the circuit applies the following logic:

- If $b_j = 1$, verify that $z_{i+2} = (c_{j,1} + c_{j,2}z_i)(c_{j,3} + c_{j,4}z_{i+1})$.
- If $b_j = 0$, verify that $z_{i+2} = c_{j,1} + c_{j,2}z_i + c_{j,3} + c_{j,4}z_{i+1}$.

We call the additional variables $b_j, c_{j,1}, c_{j,2}, c_{j,3}, c_{j,4}$ functionality selectors. Note that they will also be set at the time of specifying the computation like $l_i$ and $l'_i$.

Although the single-opcode circuit can represent any set of arithmetic constraints, it would result into high overhead when representing different kinds of basic operations:

1) Cost of intermediate variables. In many circuits/programs, intermediate variables are used only once. Using the naive single-opcode version described earlier to compute
When designing a multi-opcode circuit, there is a trade-off between the circuit utilization and the efficiency of individual basic operations. Adding an opcode per every possible basic function will lead to many unused constraints if the program being evaluated has a skewed opcode distribution. On the other hand, using a single opcode version will guarantee high utilization, but will be less effective in practice. Finding the optimal point is a problem of independent interest, as it will require careful workload characterization (See Section 7), depending on the application set being considered.

In our design, we used the following criteria: 1) We add a new opcode whenever any of the basic operations is significantly amplified using the already available opcodes. By basic operations, we mean the common operators provided by high-level programming languages. This includes arithmetic operations, bitwise operations (e.g., bitwise xor, shift, rotate, etc.), bit extraction, integer comparison, load and write operations to random memory locations, etc. If a certain basic operation can be represented using a small constant number of calls to existing opcodes, we do not add a new opcode for that operation. 2) We combine similar basic operations together in one opcode when they share computation, or if they have additional small overhead. For example, instead of having separate opcodes for basic bitwise operations like bitwise-and, bitwise-xor and bitwise-or as in previous work, we observe that these computations can share many of their intermediate computations using a minimized circuit, and therefore, we use only one opcode for them.

Figures 2 and 3 in Appendix B illustrate our design of the multi-opcode circuit. In the following list, we provide a high-level description for each opcode. Further details and examples about the functionality that can be verified by each opcode can be found in Table 6 (Appendix B) and Appendix D.

- **Opcode 1:** This is an enhanced version of the basic opcode in the single-opcode circuit. It aims to combine addition, multiplication constraints, individual bit operations (OR, AND, XOR), and equality testing. It can also include the result from the previous opcode instruction as an additional operand to reduce the cost of intermediate operations. Using a minimized circuit, our opcode 1 circuit would cost 26 constraints (11 constraints for verifying the operation, and 15 constraints for the consistency of entry values).

- **Opcode 2 (Integer Bitwise Operations):** Using opcode 1 to encode bitwise operations will have a high cost since each individual bit check and operation will have its own instruction. Therefore, we introduce another opcode. Given three n-bit integers a, b and c, this opcode verifies that c is either the bitwise-xor, bitwise-or or bitwise-and of a and b, or any of their bitwise-negations (12 possibilities in total). In our circuit, we set n to be 32 (Note that in the evaluation section, we will evaluate short and long-integer computations that do not align with 32-bit arithmetic). This opcode can also be used for range checking, e.g., verify that two operands a and b are bounded without introducing entries for the individual bits, which is useful for comparison, division, etc.

To illustrate the savings in the case of a bitwise-OR of two 32-bit values, using opcode 1 only would consume 96 instructions for splitting the first two operands into bits (64 instructions for booleanity checks and 32 for bits weighted sums), and 32 instructions for the OR operations, totalling 26 × (96 + 32) = 3328 constraints. On the other hand, using a single opcode 2 instruction will cost about 135 constraints. Note that the bit checks required by the splitting operations within this opcode are done within its circuit and they do not rely on other opcodes.

- **Opcode 3 (Split/Pack Operations, shift/rotation,
**weighted sums**: This opcode can be used to explicitly extract bit or byte values, or pack them into one value. It can also be used to support shifting/rotation operations, and weighted sums of native field elements. Note that using opcode 1 or opcode 2 for all bit extractions of a single element will not result into an efficient implementation. For example, to split a 32-bit value into bits, using opcode 1 will cost 48 instructions (1248 constraints), while using opcode 2 will require masking several times (32 instructions, costing 4320 constraints). Note that the circuit of opcode 2 does not introduce entries for the bits used within its circuit. On the other hand, the circuit of opcode 3 requires 330 constraints (while enabling other functionalities, like rotation, weighted sums, etc).

- **Opcode 4 (Memory accesses):** This opcode is used for accessing arrays during runtime when the index operand has an unknown value. Previous compilers use different approaches for implementing this functionality [3, 4, 9–11]. In the general case, a permutation network approach is used to verify permutations in previous work, which costs $O(n \log n)$ constraints, where $n$ denotes the number of accesses. In our circuit, we rely on the randomness values we have in the circuit to get an $O(n)$ circuit instead (this uses a similar idea to the global permutation check).

**Representation of other basic operations.** Compared to the universal circuit in vnTinyRAM’s implementation [46], we do not have explicit opcodes for other basic operations like comparisons, divisions and others. These operations can be implemented using few calls to some of the opcodes above. For example, performing a 32-bit unsigned integer comparison can be implemented using opcodes 1 and 2. Note that in our evaluation setting, we consider computations that heavily rely on basic operations not explicitly expressed in our opcode system, or operations that do not align with 32-bit arithmetic, such as sorting 16-bit elements, RSA (2048-bit integers) and AES (8-bit integers).

**Opcode distribution.** One remaining design decision is how many times an opcode type should appear in the circuit. Compared to previous work, we have more flexibility in choosing the distribution of the opcodes as instructions are not verified in order (See Figure 1 and Section 5.3). We noticed that having the same number of instances per each opcode type will lead to high waste if the custom computation heavily relies on the cheapest opcode. As a heuristic way to balance these factors, we consider the cost of the individual instruction circuit corresponding to each opcode and the number of basic operation categories supported by it. For a given bound on the total number of constraints of the universal circuit $B$, an even share is given to each of the first three opcodes, while half of that share is given to the last opcode as it is only specific to a single category (memory operations) while the other opcodes can support different arithmetic and Boolean operations (See Table 6). More concretely, if the circuit corresponding to each opcode costs $x_1, x_2, x_3, x_4$ constraints respectively, each will appear around $\frac{2B}{x_1}, \frac{2B}{x_2}, \frac{2B}{x_3}, \frac{B}{x_4}$ times. We believe that choosing the ideal distribution should be done based on application analysis, and is left to future work (Section 7).

### 5.3 Comparison with vnTinyRAM Circuit

vnTinyRAM follows the von Neumann paradigm, where both the program and the data are stored in the same address space [4]. In vnTinyRAM, the program instructions are loaded and verified in the circuit, and features like runtime code generation is supported. While we could integrate the techniques of MIRAGE directly to make vnTinyRAM’s circuit linear, as improving the permutation check will make checking both instructions and data more efficient, we chose to focus on the circuit representation of computation and not to have explicit support or specific opcodes for loading/generating instructions during runtime. This is because of two main observations: 1) Loading instructions at runtime implies an ordered processing of instructions in the circuit, which can lead to high overhead and much less utilization of the available gates. This is because when loading unknown instructions during runtime, the circuit of each step would have to account for all possible operation types. 2) Looking into many applications involving zk-SNARKs, we are not aware of common use cases that heavily rely on runtime code generation. Furthermore, we believe there is a higher need for universal circuits that provide better performance in practice.

Our universal circuit targets the circuit representation of programs and differs in the following ways: 1) It uses a randomized check to verify the consistency across the circuit. This has a linear cost compared to the quasi-linear cost of vnTinyRAM. 2) It does not require verifying operations in the order they were executed. This implies a much better utilization of the circuit, as each computation step known at the specification time only pays for the opcode(s) it uses. 3) On the other hand, targeting the circuit representation of programs has implications. For example, mapping an if-else statement to our construction will consume instructions for both branches. Note that features like jump instructions and runtime code generation could be supported by specifying a vnTinyRAM-like circuit as input to our circuit. Although this would rely on more efficient randomized checks, instructions resolved during runtime will have a much higher cost compared to the instructions known at the specification time.

### 6 Evaluation

We implemented our protocol on top of libsnark [46], and developed a front-end java library that generates the universal circuit, and allows a programmer to specify a computation$^3$. In the following, we discuss the performance impact of using our construction for universal circuits in different settings.

---

$^3$https://www.github.com/akosba/mirage
Table 3: Comparison between our work and earlier non-universal and universal circuits with respect to the scale of supported applications when the number of constraints (the total circuit size) is nearly the same

<table>
<thead>
<tr>
<th>Application</th>
<th>Construction</th>
<th>Universal Circuit?</th>
<th>Supported Parameters</th>
<th>Number of constraints</th>
<th>Unused instructions (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Matrix Multiplication</td>
<td>[10, 11]</td>
<td>×</td>
<td>m = 188</td>
<td>6.64 million</td>
<td>30%</td>
</tr>
<tr>
<td>O(m²) operations</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>vnTinyRAM</td>
<td>✓</td>
<td>m = 7</td>
<td>6.67 million</td>
<td>33%</td>
<td></td>
</tr>
<tr>
<td>This work</td>
<td>✓</td>
<td>m = 41</td>
<td>6.5 million</td>
<td>33%</td>
<td></td>
</tr>
<tr>
<td>Merge Sort</td>
<td>xJsnark [11]</td>
<td>×</td>
<td>m = 600</td>
<td>5.32 million</td>
<td>33%</td>
</tr>
<tr>
<td>O(m log m) operations</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>vnTinyRAM</td>
<td>✓</td>
<td>m = 32</td>
<td>5.37 million</td>
<td>33%</td>
<td></td>
</tr>
<tr>
<td>This work</td>
<td>✓</td>
<td>m = 200</td>
<td>5.32 million</td>
<td>33%</td>
<td></td>
</tr>
</tbody>
</table>

Table 4: The cost of representing different primitives using the non-universal and our universal approaches in terms of the number of constraints. For the universal approach, we report the number of constraints used by the consumed instructions only for this table to study the exact amplification cost. Tables 3 and 5 provide end-to-end results involving the upper bounds on the universal circuit.

<table>
<thead>
<tr>
<th>Application</th>
<th>xJsnark [11] (non-universal)</th>
<th>This work (universal)</th>
<th>Cost of used instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Matrix Mul. (m=10, Native field)</td>
<td>1000</td>
<td>26000 (26 ×)</td>
<td></td>
</tr>
<tr>
<td>Merge Sort (m=64, 16-bit values)</td>
<td>238835</td>
<td>558680 (2.33 ×)</td>
<td></td>
</tr>
<tr>
<td>SHA-256 (unpadded)</td>
<td>25538</td>
<td>308842 (12 ×)</td>
<td></td>
</tr>
<tr>
<td>RSA-2048 ModExp (17-bit Exp.)</td>
<td>89949</td>
<td>1446638 (16 ×)</td>
<td></td>
</tr>
<tr>
<td>AES-128 (Key expansion incl.)</td>
<td>14240</td>
<td>214284 (15 ×)</td>
<td></td>
</tr>
</tbody>
</table>

Comparison with non-universal and universal circuits.

First, we start by a comparison with vnTinyRAM in terms of the scale of the applications that can be supported given the same circuit size. We use the results reported in the implementation of the vnTinyRAM specification by [10] as a baseline. For our circuits, we use the multi-opcode circuits, where the opcodes are distributed according to the criteria presented earlier. We consider two applications: matrix multiplication and merge sort which use different basic operations and random memory accesses. We also compare with non-universal circuit generation tools [10, 11].

As shown in Table 3, our universal circuit supports larger-scale problems than vnTinyRAM, while reducing the gap between the universal and the non-universal approaches. With respect to the number of basic operations supported under the same circuit sizes, our circuit enables orders of magnitude higher scale compared to the vnTinyRAM circuit. Note that part of our circuit is also still available to be used by other operations, as illustrated by the ratio of available instructions.

Cost of universality. Next, we report the amplification cost of certain primitives that use different kinds of operations and does not necessarily operate in the 32-bit integer space. For this part of the evaluation, the cost of the used instructions are only counted to calculate the exact amplification cost.

Besides matrix multiplication and merge sort, we consider three cryptographic primitives, and compare with the optimized non-universal circuits reported by xJsnark [11]. Note that the chosen primitives span basic operations not directly covered by the opcodes described in Section 5. For example, the RSA-2048 modular exponentiation circuit performs mod operations in the circuit modulo a long integer. Also, the AES-128 circuit performs random memory accesses and operates on 8-bit words, while our universal circuit opcodes are for 32-bit words. This required effort to get a concise mapping from the AES operations to the instructions of our universal circuit. Note that the optimizations of previous compilers [11] assume a cost model that is only relevant in the custom circuit scenario. Table 4 provides the comparison. While there is an amplification factor between 3 and 26 depending on the application, in comparison vnTinyRAM is expected to have 1 to 2 order of magnitude higher overhead as shown earlier.

Privacy-preserving Smart Contracts. Finally, we evaluate our system in the context of a practical application involving smart contracts. In particular, we address the trusted setup per contract challenge of the HAWK system [16]. In HAWK, the users’ circuits do not change depending on the computation, while the manager’s circuit does change per computation. The manager’s circuit in the HAWK system verifies the correct execution of a pre-specified contract code, but on private data. This circuit relies on commitment and symmetric encryption gadgets besides the function being supported.

We consider two applications from the HAWK paper in our evaluation, namely privacy-preserving auctions and crowdfunding in the case of six participants (In Section 7, we discuss how to scale the system up to more participants). For this evaluation, we fix our universal multi-opcode circuit size to 10 million constraints. We used libsnark’s Groth16 implementation as the back end for the baseline. The experiments were conducted on an EC2 machine (c5d.9xlarge instance), using a single processor, and consuming 36 GB of memory at most during the keygen/prove stage. Table 5 illustrates the results. We observe the following:

- The untrusted key derivation phase that happens per contract in our construction just adds one group element to the verifier’s storage (the contract in our scenario), while the non-universal approach will generate a separate larger verification key per contract in a trusted manner.
Table 5: Comparison between our system and HAWK [16] in the context of privacy-preserving auction and crowdfunding applications. The number of participants in each application is set to 6 (1 manager, and 5 bidders/participants). The table reports the setup cost on one machine. In practice, techniques for distributed trusted setup would be used.

<table>
<thead>
<tr>
<th>System</th>
<th>Univ. Trusted Setup (once)</th>
<th>App.</th>
<th>Trusted setup per app</th>
<th>Untrusted Key Deriv.</th>
<th>Proof</th>
<th>Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Time PK VK</td>
<td>Auction</td>
<td>Time PK VK</td>
<td>Time VK</td>
<td>Time Size</td>
<td>Time</td>
</tr>
<tr>
<td>HAWK [16]</td>
<td>N/A</td>
<td>22.78 sec 57.85 MB 3.93 KB</td>
<td>N/A</td>
<td>10.3 sec 128 B</td>
<td>1.5 ms</td>
<td></td>
</tr>
<tr>
<td>This work</td>
<td>610 sec 1.8 GB 39.36 KB</td>
<td>7.9 sec 32 B</td>
<td>N/A</td>
<td>7.9 sec 32 B</td>
<td>2.1 ms</td>
<td></td>
</tr>
</tbody>
</table>

- Our universal approach only adds a small overhead to the verification time and the proof size.
- There is about 30× amplification factor in the proof generation time. The reason this factor is larger than the previously reported overhead in Table 4 is because nearly half of the instructions in the universal circuit were not used (mainly the opcode types that were not used heavily by the commitments or the applications being evaluated).
- Comparison with existing work: The proof size of Sonic [31] is 1152 bytes in the unhelped mode (compared to 160 bytes in our case), and the verifier’s effort is 3× worse than ours. For the prover, the amplification factor of the number of exponentiations in Sonic [31] is more than 50× in the unhelped prover’s case, compared to 30× in our case, when the circuit is highly utilized.

In the future, we will also evaluate other applications that require trusted setup per user-defined computations.

7 Conclusion and Discussion

In this paper, we presented MIRAGE a zk-SNARK protocol that allows the verification of randomized algorithms efficiently. Compared to baseline zk-SNARKs, our protocol increases the verification overhead by one pairing, and increases the proof size by one group element in the generic group model. We used our protocol to build an efficient universal circuit, and illustrated savings in different contexts, including privacy-preserving smart contracts. However, our work leaves several open problems for future work, which we discuss next.

7.1 Scalability

Although we significantly reduced the cost of universal circuits in this paper and illustrated the impact on different applications, there is still a cost that has to be paid for being universal. In this subsection, we discuss some directions that could be considered to alleviate the scalability challenges.

Distributed systems for ZK proof computation. As large zk-SNARK circuits lead to high memory consumption at the prover’s side, one way to avoid such practical limitation is to use a distributed system to compute the zk-SNARK proof using multiple instances. A recent system, DIZK [12], was shown to enable computations of zk-SNARK proofs for circuits that have hundreds of millions of constraints, which would fit for very large instantiations of our universal circuit. This could scale the number of participants in the application we evaluated by two orders of magnitude.

Recursive SNARKs. Another approach to increase the scalability and efficiency of the prover, while also enabling lightweight clients, would be to divide the circuit into different parts, e.g., based on opcodes, prove the correctness of each separately, and then use one layer of recursive SNARKs [6,47] to compress the proofs into one and verify the global consistency. This will have the benefit of reducing the memory requirements of the prover, and also letting the prover only pay for the opcodes that are heavily used by the computation.

Cryptographic opcodes. As most zk-SNARK circuits include cryptographic gadgets for verifying knowledge of secrets, or for computing commitments, etc., it could be useful to include opcodes for well-known cryptographic functions. For instance, in the context of HAWK privacy-preserving smart contract system [16], most of the manager’s circuit does not depend on the computation being verified. If the universal circuit supports additional commitment opcodes, this would significantly reduce the cost of the cryptographic operations required by the protocol, and the universality cost will only include the cost of representing the custom user-defined logic. This would allow increasing the number of participants.

7.2 High-level tool for specifying computation

The library we developed to specify computations is currently a low-level library, which means that the programmer is expected to have knowledge of the opcodes when representing the computation in order to get an optimized performance and develop a secure representation. This is in some sense...
similar to the background requirements needed when developing zk-SNARK circuits using low-level gadget libraries, e.g., [46]. We plan to develop a high-level tool that can compile high-level description of the computation to an optimized specification, given the opcodes. Some techniques from existing high-level frameworks [5, 10, 11] could be used, however the cost model in our setting is different. Additionally, our modified zk-SNARK construction enables the usage of randomness in the circuit to check permutations and potentially many other types of computations more efficiently.

7.3 Workload characterization

In Section 5.2, we used a nearly uniform way to set the number of each opcode provided in the circuit. Although the opcodes we provide can represent most basic operations, their distribution might not always be the most optimal for all possible kinds of applications. A future direction would be to obtain a realistic distribution based on workload characterization of computations in different domains. If the universal circuit targets an application-specific domain like smart contracts, then studying existing smart contracts and analyzing the distributions of the basic operations could provide better insight.

Acknowledgments

We thank Julian Loss for useful discussions. This work was supported in part by DARPA under grant N66001-15-C-4066 and the Center for Long-Term Cybersecurity (CLTC). Charalampos Papamanthou was supported by NSF awards #1514261 and #1652259 as well as by NIST. Dimitrios Papadopoulos was supported by Hong Kong RGC under grant ECS-26208318. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of NSF, NIST, DARPA, CLTC or Hong Kong RGC.

References

A zk-SNARK for $C_{\text{univ}}$

In this section, we describe the zk-SNARK protocol for the simple universal circuit $C_{\text{univ}}$ that was presented in Section 4 in detail. Before describing the protocol, we introduce additional notations. Let $\phi_1, \phi_2, \phi_3, \phi_4$, and $\phi_5$ be mapping functions that map the variable types and indices in our universal circuit construction to the actual wire indices used in Protocol 2 in Section 3, e.g., $\phi_1(i)$ gets the index of the wire carrying the value of $I_i$. Define the following sets:

- $I_L = \{\phi_1(i)\}_{i \in \{1, \ldots, n_1 + 3n_3 + 3n_4\}}$
- $I_L' = \{\phi_{L'}(i)\}_{i \in \{1, \ldots, n_1 + 3n_3 + 3n_4\}}$
- $I_{\text{spec}} = I_L \cup I_{L'}$: (Note: in the general case of our multi-opcode universal circuit (Section 5), this will also include the functionality selectors of the instructions).
- $I_{iw} = \{\phi_2(i)\}_{i \in \{1, \ldots, n_1\}}$
- $I_{iw'} = \{\phi_{iw'}(i)\}_{i \in \{n_1 + 1, \ldots, n_1 + 3n_3 + 3n_4\}}$
- $I_{w} = \{\phi_{w'}(i)\}_{i \in \{1, \ldots, n_3 + 3n_5\}}$
- $I_{r} = \{\phi_{r}(i)\}_{i \in \{1, 2\}}$

$I_{\text{aux}}$ represents all other intermediate wire indices in the universal circuit, i.e., $I_{\text{aux}} = \{k : k \in \{1, \ldots, m\} \land k \notin I_L \cup I_L' \cup I_{iw} \cup I_{iw'} \cup I_{w} \cup I_{r}\}$, where $m$ is the total number of wires in the universal circuit.

The public statement of the universal circuit $C_{\text{univ}}$ itself includes the specification of the custom circuit, the custom statement, $r_1$ and $r_2$. In other words, the statement of the universal circuit will be the following set of wires ($I_{\text{spec}} \cup I_{iw} \cup I_{iw'} \cup I_{r}$). The set $J$ in Protocol 2 will be equal to $I_{iw} \cup I_{iw'}$.

Protocol 3 A zk-SNARK for $C_{\text{univ}}$

- **Universal Circuit Setup:** PARAMETERS $\leftarrow$ PARAMGEN$(C, 1^k)$ This phase generates a universal circuit $C_{\text{univ}}$ that captures the operations of any circuit $C \in C$. The key generation phase $\text{PARAMGEN}(C, 1^k)$ will call a modified version of the setup algorithm in Protocol 2 $\{\text{vrk}_{C_{\text{univ}}}, \text{prk}_{C_{\text{univ}}}\} \leftarrow \text{Setup}(C_{\text{univ}}, 1^k)$, while setting $J = I_{iw} \cup I_{iw'}$. I = $I_{\text{aux}}$, i.e.,

Choose $\alpha, \beta, \gamma, \delta, \delta'$, $s \in F_q$. Construct the public proving key $\text{prk}_{C_{\text{univ}}}$ as follows:

- $g_{1b}^{\gamma}, g_{1d}^{\beta}, g_{1b}^{\delta}, g_{1d}^{\beta}, g_{2d}^{\delta}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-1\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-2\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-1\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-2\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-1\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-2\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-1\}}$
- $\{g_{1b}^{s}, g_{1d}^{s}, g_{1b}^{s}, g_{1d}^{s}, g_{2d}^{s}\}_{i \in \{0, \ldots, d-2\}}$
Table 6: The functionalities corresponding to the opcodes described in Section 5, Figures 2 and 3

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Supported Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode 1</td>
<td>- Arithmetic and Boolean operations: Multiplication (AND), addition, subtraction, XOR, OR. - Conditionals: Equality or non-equality testing.</td>
</tr>
<tr>
<td>Opcode 2</td>
<td>- Bitwise operations on 32-bit words (XOR, OR, AND). - Verifying constraints on ranges (Useful for comparisons, mod/division operations, etc).</td>
</tr>
<tr>
<td>Opcode 3</td>
<td>- Bit extraction, Packing bits into one 32-bit values, or bytes. - Weighted sums of bits or native elements (This supports bitwise rotation and shifting using static parameters).</td>
</tr>
<tr>
<td>Opcode 4</td>
<td>- Random memory access: Reading from or writing to variable array indices.</td>
</tr>
</tbody>
</table>

- Derive (Custom circuit Specification):
  - Prove \( \pi \)

  Construct the verification key \( \text{vrk}_{\text{univ}} \) as

  \[
  g_1^{\{\beta_0(s)+\alpha_0k(s)+\gamma_0(s)\}/\gamma}
  \]

  Set \( \text{PARAMETERS} = \{ \text{vrk}_{\text{univ}}, \text{prk}_{\text{univ}} \} \)

  \bullet \text{Derive (Custom circuit Specification):}
  \[
  \{ \text{vrk}_{\text{C}}, \text{prk}_{\text{C}} \} \leftarrow \text{DERIVE(C, PARAMETERS)}
  \]

  A party sets the values of each \( l\) and \( l' \) (besides any functionality selectors in the general case) according to the specification of the custom circuit \( C \). The party then computes \( \text{vrk}_{\text{C}} \) based on the items in \( \text{vrk}_{\text{univ}} \). More specifically, \( \text{vrk}_{\text{C}} \) will include the following.

  - \( g_1^{\alpha_1+b, s_1, 2, s_2, 2, s_2} \) (Copied directly from \( \text{vrk}_{\text{univ}} \))
  - \( g_1^{\{\beta_2(s)+\alpha_2k(s)+\gamma_2(s)\}/\gamma} \) \( k \in \{0\} \cup \text{I}_{Z_w} \cup \text{I}_R \) (Copied directly from \( \text{vrk}_{\text{univ}} \))
  - \( \text{vk}_{\text{spec}} = \prod_{k \in \text{I}_{aux}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma} \), where \( c_k \) is the value of the wire \( k \) in the universal circuit.

  The derivation of \( \text{vrk}_{\text{C}} \) does not need to happen in a trusted manner. It will be straightforward to verify the computation of the first set in linear time. The proving key of the custom circuit \( C \) will be the same as the proving key of the universal circuit besides \( \text{vk}_{\text{spec}} \), i.e., \( \text{prk}_{\text{C}} = \text{prk}_{\text{univ}} \cup \{ \text{vk}_{\text{spec}} \} \).

  \bullet \text{Prove } \pi \leftarrow \text{PROVE(C, } \{ z_i \}_{i \in \{1, \ldots, 3n_1+3n_2+3n_3\} } , \text{prk}_{\text{C}}) :

  - The prover samples three random values \( k_1, k_2 \) and \( k_3 \) from \( \mathbb{F}_q \). \( k_1 \) and \( k_2 \) will be later used as in the original version of the protocol for zero-knowledge, and \( k_3 \) will be used to make our commitment zero-knowledge.
  
  - The prover commits to the values of \( \{ z_i \} \) and its permutation \( \{ z_i' \} \), via computing:

  \[
  \sigma_1 = \prod_{k \in \text{I}_{aux}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma}
  \]

- The verifier computes the random values \( r_1 \) and \( r_2 \) using the previous commitments, i.e., \( r_1 = \text{Hash}(0||\text{vk}_{\text{spec}}||cm) \) and \( r_2 = \text{Hash}(1||\text{vk}_{\text{spec}}||cm) \), and continues evaluating the circuit. The prover then computes \( h(x) = p(x) / r(x) \), and computes the proof as:

  \[
  \begin{align*}
  \pi_a &= g_1^{\alpha+i(s)+k_3} \\
  \pi_b &= g_2^{\beta+s(s)+k_3} \\
  \pi_c &= g_1^{\beta(x) / \gamma} \cdot B_1^{k_1} g_1^{(c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma)} \\
  \pi_d &= g_1^{k_1} \cdot \prod_{k \in \text{I}_{aux}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma}
  \end{align*}
  \]

  where

  \[
  v(x) = \sum_{k \in \{0, \ldots, m\}} c_k v_k(x) \quad (m \text{ is the total number of wires in the circuit})
  \]

  \[
  w(x) = \sum_{k \in \{0, \ldots, m\}} c_k w_k(x)
  \]

  \[
  B_1 = g_1^{p(s)+k_3} 
  \]

  \[
  X = \prod_{k \in \text{I}_{aux}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma}
  \]

  \bullet \text{Verify } \{0, 1\} \leftarrow \text{VERIFY(} \{ z_i \}_{i \in \{1, \ldots, n_1\} } , \pi, \text{vrk}_{\text{C}}) :

  - First, the verifier computes the IO component of the commitment: \( \psi = \prod_{k \in \text{I}_{aux}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma} \).
  
  - The verifier computes the commitment: \( cm = \psi \cdot \pi_d \).
  
  - The verifier then computes the random values \( r_1 \) and \( r_2 \) using the previous commitments, i.e., \( r_1 = \text{Hash}(0||\text{vk}_{\text{spec}}||cm) \) and \( r_2 = \text{Hash}(1||\text{vk}_{\text{spec}}||cm) \), and computes \( v = \prod_{k \in \{0, \ldots, m\}} g_1^{c_k(\beta_2(s)+\alpha_2k(s)+\gamma_2(s))/\gamma} \).
  
  - The verifier then does the following check:

  \[
  e(\pi_a, \pi_b) = e(g_1^{\alpha_1+b}, g_2^{s_3}) e(\text{vk}_{\text{spec}} \cdot \psi, g_1^{s_3}) e(\pi_c, g_1^{s_3}) e(\pi_d, g_1^{s_3})
  \]

  \[
  e(\pi_a, \pi_b) = e(g_1^{\alpha_1+b}, g_2^{s_3}) e(\text{vk}_{\text{spec}} \cdot \psi, g_1^{s_3}) e(\pi_c, g_1^{s_3}) e(\pi_d, g_1^{s_3})
  \]
Note that \( e(g_1^a, g_2^b) \) can be hardcoded in advance. The total number of pairings done by the verifier for each instance is four pairings, and the proof size is three elements in \( G_1 \) and one element in \( G_2 \), i.e. our protocol adds one \( G_1 \) element to the proof and one pairing to the verification equation.

**B Multi-opcode Circuit (Supplementary)**

Figures 2 and 3 illustrates the detailed design of the multi-opcode circuit presented in Section 5. Table 6 illustrates which basic operations each opcode can be used to verify.

\[ a_i v_i(x) + a_i w_i(x) = a_i y_i(x) \mod t(x) \]  

where \( (a_1, \ldots, a_n) = (c_1, \ldots, c_u) \) and \( a_0 = 1 \). Let us set \( \pi_A = g^A, \pi_B = g^B, \pi_C = g^C \) and \( \pi_D = g^D \). Since we are in the generic group model, \( A \) knows constants \( A_\alpha, A_\beta, A_\delta, A_\delta', C_\alpha, C_\delta, C_\delta', D_\alpha, D_\beta, D_\delta, D_\delta', B_\alpha, B_\beta, B_\gamma, B_\delta, B_\delta', \{A_i\}_{i=0}^m, \{C_i\}_{i=0}^m \) and \( \{D_i\}_{i=0}^m \). degree \( n-1 \) polynomials \( A(x), B(x), C(x) \) and \( D(x) \) and degree \( n-2 \) polynomials \( A_h(x), C_h(x) \) and \( D_h(x) \) such that

\[
A = A_\alpha \alpha + A_\beta \beta + A_\delta \delta + A_\delta' \delta' + A(x) + \\
\quad + \sum_{i=0}^n A_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma + \\
\quad + \sum_{i\in I} A_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta + \\
\quad + \sum_{i\in J} A_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta' + A_h(x) t(x)/\delta
\]

and

\[
B = B_\beta \beta + B_\gamma \gamma + B_\delta \delta + B_\delta' \delta' + B(x)
\]

and

\[
C = C_\alpha \alpha + C_\beta \beta + C_\delta \delta + C_\delta' \delta' + C(x) + \\
\quad + \sum_{i=0}^n C_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma + \\
\quad + \sum_{i\in I} C_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta + \\
\quad + \sum_{i\in J} C_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta' + C_h(x) t(x)/\delta
\]

and

\[
D = D_\alpha \alpha + D_\beta \beta + D_\delta \delta + D_\delta' \delta' + D(x) + \\
\quad + \sum_{i=0}^n D_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma + \\
\quad + \sum_{i\in I} D_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta + \\
\quad + \sum_{i\in J} D_i(\beta v_i(x) + \alpha w_i(x) + y_i(x))/\delta' + D_h(x) t(x)/\delta,
\]

Note that the expressions \( A, B, C \) and \( D \) are Laurent polynomials with indeterminates the variables \( x, \alpha, \beta, \gamma, \delta \) and \( \delta' \). Now the verification equation should hold for all \( x, \alpha, \beta, \gamma, \delta \) and \( \delta' \), i.e.,

\[
A \cdot B = \alpha \cdot \beta + \sum_{i=0}^n C_i(\beta v_i(x) + \alpha w_i(x) + y_i(x)) + C \cdot \delta + D \cdot \delta'
\]
Universal Circuit Detailed Description (1/2)

Setup Parameters
- \( n_i \): Number of entries \((l_i, z_i)\) representing the public statement.
- \( \{n_j\} \): Number of times each opcode \( j \) appears in the circuit, \( 1 \leq j \leq 4 \).
- \( \{u_j\} \): Number of entries used by each opcode \( j, 1 \leq j \leq 4 \).

Circuit input
- Statement entries: \((l_i, z_i)\) for all \( i \in \{1, 2, \ldots, n_i\} \).
- Operation entries: \((l_i, z_i)\) for all \( i \in \{n_i + 1, n_i + 2, \ldots, n_i + \sum_{j \leq 4} n_j u_j\} \).
- Permuted entries: \((l_i', z_i')\) for all \( i \in \{1, 2, \ldots, n_i + \sum_{j \leq 4} n_j u_j\} \).
- Random values: \(r_1, r_2\)
- Functionality selectors as specified for each instruction (set during computation specification)
- Memory consistency subcircuit witnesses

OpCode 1 (Generic Opcode) (repeated \( n_1 \) times, \( u_1 = 3 \))
- Operates on: \((l_i, z_i), (l_{i+1}, z_{i+1}), (l_{i+2}, z_{i+2})\) for all \( i \in \{n_1 + 1, n_1 + 2, \ldots, n_1 + n_1 u_1 - 2\} \)
- Functionality selectors for each instruction (instruction indices omitted for brevity): 
  - Coefficient vector: \((c_1, c_2, c_3, c_4, c_5, c_6, c_7)\), where \( c_j \in \mathbb{F}_q \) for all \( j \)
  - Operation bit selectors: \(\{op_{eq}, op_1, op_2, usePrev\}\)
- Circuit:
  - \( Compute t_1 = (c_1 + c_2 z_i) (c_3 + c_4 z_{i+1}) + c_5 \)
  - \( Compute t_2 = (c_1 + c_2 z_i) (c_3 + c_4 z_{i+1}) + c_5 \)
  - \( Compute t_3 = (z_i = z_{i+1}), t_4 = 1 - t_3 \)
  - \( Compute k_2 = t_2 + op_{eq} \cdot (t_1 - t_2) \)
  - \( Compute k_2 = t_4 + op_{eq} \cdot (t_1 - t_4) \)
  - \( Compute result_1 = k_1 + op_{eq} \cdot (k_2 - k_3) \)
  - \( Compute t_5 = result_1 \cdot (c_6 + z_{i-1}) + c_7 \)
  - \( Compute t_6 = result_1 + (c_6 + z_{i-1}) + c_7 \)
  - \( Compute result_2 = t_6 + op_2 \cdot (t_5 - t_6) \)
  - \( Assert usePrev \cdot (result_2 - result_1) = (z_{i+2} - result_1) \)
- Usage notes: The coefficient set can be chosen to support various operations, e.g., for multiplication, \( op_1 = c_2 = c_4 = 1 \), the rest are zeros; for xor (assuming that \( z_i \) are bits), \( op_{eq} = c_2 = c_3 = 1, c_4 = -2, c_1 = -2^{-1}, c_5 = 2^{-1} \), the rest are zeros.

OpCode 2 (Bitwise Operations) (repeated \( n_2 \) times, \( u_2 = 3 \))
- Operates on: \((l_i, z_i), (l_{i+1}, z_{i+1}), (l_{i+2}, z_{i+2})\) for all \( i \in \{n_2 + \sum_{j \leq 2} n_j u_j + 1, n_2 + \sum_{j \leq 2} n_j u_j + 2, \ldots, n_2 + \sum_{j \leq 2} n_j u_j - 2\} \)
- Functionality selectors for each instruction (instruction indices omitted for brevity)
- Operation selectors: \(op\) a vector of 12 bits. (Only one of them will be active during run time. See Section 5.2)
- Circuit:
  - Extract bit vectors \( b_1, b_2 \) from \( z_i \) and \( z_{i+1} \) (assuming 32 is the bit length)
  - Compute \( b = b_1 \odot b_2 \) (\( \odot \) refers to the Hadamard product)
  - (AND-bitwise cases) Compute \( a_1 = pack32(b), a_2 = pack32(b_2 - b), a_3 = pack32(b_1 - b), a_4 = pack32(1 - b_1 - b_2 + b) \)
  - (XOR-bitwise cases) Compute \( x_1 = pack32(b_1 + b_2 - 2b), x_2 = pack32(1 - b_1 - b_2 + 2b), x_3 = x_2, x_4 = x_1 \)
  - (OR-bitwise cases) Compute \( a_1 = pack32(b_1 + b_2 - b), a_2 = pack32(1 - b_1 + b), a_2 = pack32(1 - b_2 + b), a_4 = pack32(1 - b) \)
  - Assert \( z_{i+2} = op \cdot (a_1, a_2, a_3, a_4, x_1, x_2, x_3, x_4, a_1, a_2, a_3, a_4) \)
- Other modes: This opcode also behaves similar to opcode 1 supporting native operations when needed (details omitted)

Figure 2: A detailed description of our universal circuit with multiple opcodes (Part 1). See Section 5 and Table 6 for an intuition and high-level description for each opcode circuit design. Note: Functionality selector inputs are added to the \( \text{spec}_C \) vector (Section 4), and set at the computation specification stage.
Universal Circuit Detailed Description (2/2)

**OpCode 3 (Split/Pack Operations)** (repeated $n_3$ times, $u_3 = 38$)
- Operates on the following (for all $i \in \{ n_s + \sum_{j<3} nj_u j + 1, n_s + \sum_{j<3} nj_u j + 39, ... , n_s + \sum_{j<3} nj_u j - 37 \}$):
  - Element (Bit) vector:
    \[ e = ((l_i, z_i), (l_i+1, z_i+1), ..., (l_i+31, z_i+31)) \]
  - Byte vector: \([ (l_i+32, z_i+32), (l_i+33, z_i+33), ..., (l_i+35, z_i+35) ] \)
  - Packed elements: \([ (l_i+36, z_i+36), (l_i+37, z_i+37) ] \)
- Functionality selectors for each instruction (instruction indices omitted for brevity)
  - Force bit assertions: \( check_b \)
  - Coefficient vector 1: \( s_1 = (c_{1,1}, c_{1,2}, ..., c_{1,32}) \)
  - Coefficient vector 2: \( s_2 = (c_{2,1}, c_{2,2}, ..., c_{2,32}) \)
- Circuit:
  - Assert $z_j(1 - z_j)check_b = 0$ for all $i \leq j \leq i + 31$
  - Assert $z_{i+36} = e \cdot s_1$. Assert $z_{i+37} = e \cdot s_2$
  - Assert $z_{i+32+j} = \sum_{c=1+8j+8 \cdot 38}^{i} c_k \cdot z_i z_{i+k-1}$ for all $j \in \{0, 1, 2, 3\}$
- Usage notes: Packing or splitting into bits can be done by setting $s_1$ to contain powers of two, and setting $check_b = 1$. Shifting and rotation (static parameters) can be done by setting $s_2$ to be a permutation of powers of two.
- Other modes: This opcode can be used to compute weighted sums of native field elements.

**OpCode 4 (Runtime memory access)** (repeated $n_4$ times, $u_4 = 3$)
- Operates on: \([ (l_i, z_i), (l_i+1, z_i+1), (l_i+2, z_i+2) ] \) for all $i \in \{ n_s + \sum_{j<4} nj_u j + 1, n_s + \sum_{j<4} nj_u j + 4, ..., n_s + \sum_{j<4} nj_u j - 2 \}$
- Circuit:
  - Parse $z_i z_{i+1} z_{i+2}$ as $isWrite_k, index_k, value_k$, for all $k = (i - (n_s + \sum_{j<4} nj_u j + 1))/3$
  - Add the tuple $rec_k = (opCounter_k = k, isWrite_k, index_k, value_k)$ to the memory consistency check circuit

**Memory consistency check circuit**
- The subcircuit operates on the tuples $rec_k$ for all $k \in \{0, 1, ..., n_4 - 1\}$ defined in OpCode 4.
- The subcircuit accepts additional witness inputs from the prover $rec_k^\ell = (opCounter_k^\ell, isWrite_k^\ell, index_k^\ell, value_k^\ell)$ for all $k = \{0, 1, ..., n_4 - 1\}$. (Note that the prover will commit to this input in the first stage before knowing the randomness)
- Permutation Verification:
  - Compute $p_1 = \prod_k (r_2 - (1, r_1, r_1^2, r_1^4)) \cdot rec_k$
  - Compute $p_2 = \prod_k (r_2 - (1, r_1, r_1^2, r_1^4)) \cdot rec_k^\ell$
  - Assert $p_1 = p_2$
- Consistency Verification: This applies the memory consistency checks similar to TinyRAM [3].

**Global consistency checks across the universal circuit**
- Permutation Verification:
  - Compute $p_1 = \prod_i (r_2 - (z_i + l_{r1} i))$ for all $i \in \{1, 2, ..., n_s + \sum_{j<1} nj_u j\}$
  - Compute $p_2 = \prod_i (r_2 - (z_i^\ell + l_{r1}^\ell i))$ for all $i \in \{1, 2, ..., n_s + \sum_{j<1} nj_u j\}$
  - Assert $p_1 = p_2$
- Consistency Verification:
  - Assert $(1 - (l_1^\ell - l_{r1}^\ell i))(z_i^\ell - z_i^\ell_{i-1}) = 0$ for all $i \in \{2, 3, ..., n_s + \sum_{j<1} nj_u j\}$ (Note that since $l_i^\ell$ are set by the computation specifier, they will be sorted and increasing by steps of 1, i.e., $(l_i^\ell - l_{r1}^\ell i)$ is either 0 or 1.)

Figure 3: A detailed description of our universal circuit with multiple opcodes (Part 2). See Section 5 and Table 6 for an intuition and high-level description for each opcode circuit design. Note: Functionality selector inputs are added to the specC vector (Section 4), and set at the computation specification stage.
and the left polynomial should be equal to the right polynomial. Therefore $A \cdot B$ can be written as

$$A \cdot B = A \cdot (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x))$$

$$= (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x))(A_0 \alpha + A_0 \beta + A_0 \delta + A_0 \delta' + A(x) +$$

$$+ (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x)) \sum_{i \in I} A_i (\beta v_i(x) + \alpha w_i(x) + y_i(x))/\gamma +$$

$$+ (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x)) \sum_{i \in J} A_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\delta +$$

$$+ (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x)) \sum_{i \in J} A_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\delta' +$$

$$+ (B_3 \beta + B_7 \gamma + B_5 \delta + B_9 \delta' + B(x)) A_0(x)(x)/\delta.$$  

Now it is also easy to see that the right polynomial in the verification equation can be written as

$$\alpha \cdot \beta = \sum_{i=0}^{n} c_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) + C \cdot \delta + D \cdot \delta' =$$

$$\alpha \cdot \beta = \sum_{i=0}^{n} c_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) +$$

$$+ C_\alpha \alpha \delta + C_\beta \beta \delta + C_\gamma \gamma \delta + C_\delta \delta \delta + C_\delta' \delta' + C_\delta' \delta + C_\delta \delta' + C_\delta \delta +$$

$$+ \sum_{i=0}^{n} C_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\gamma +$$

$$+ \sum_{i=0}^{n} C_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) +$$

$$+ \sum_{i=0}^{n} C_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\delta /\delta' + C_\delta x \gamma +$$

$$+ \sum_{i=0}^{n} D_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\gamma' +$$

$$+ \sum_{i=0}^{n} D_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) /\delta' +$$

$$+ \sum_{i=0}^{n} D_i (\beta v_i(x) + \alpha w_i(x) + y_i(x)) + D_0(x) \gamma(x) /\delta.$$  

From the above, the following equations should hold.

**Equality of polynomials in $\alpha \beta$:** It must be

$$A_\alpha \cdot B_\beta = 1.$$  

(2)

**Equality of polynomials in $\alpha \gamma$:** It must be

$$A_\alpha \cdot B_\gamma = 0 \Rightarrow B_\gamma = 0,$$  

by Equation 2. Similarly one can get $B_\delta = 0$ and $B_\delta' = 0$.

**Equality of polynomials in $1, x, \ldots, x^{n-1}$:**

$$A(x)B(x) = \sum_{i=0}^{n} c_i y_i(x) + \sum_{i \in I} C_i y_i(x) + \sum_{i \in J} D_i y_i(x) + C_h(x) t(x).$$  

(4)

Equality of polynomials in $\alpha, \alpha \cdot x, \ldots, \alpha \cdot x^{n-1}$:

$$A_\alpha \alpha B(x) + B_\alpha \alpha \sum_{i=0}^{n} A_i w_i(x) +$$

$$+B_\alpha \sum_{i \in J} A_i w_i(x) + B_\beta \alpha \sum_{i=0}^{n} A_i w_i(x) =$$

$$\alpha \sum_{i=0}^{n} c_i w_i(x) + \alpha \sum_{i \in J} C_i w_i(x) + \alpha \sum_{i \in J} D_i w_i(x) \Leftrightarrow$$

$$A_\alpha B(x) = \sum_{i=0}^{n} c_i w_i(x) + \sum_{i \in J} C_i w_i(x) + \sum_{i \in J} D_i w_i(x).$$  

(5)

by Equations 3.

Equality of polynomials in $\beta, \beta \cdot x, \ldots, \beta \cdot x^{n-1}$ (similar as above):

$$B_\beta A(x) = \sum_{i=0}^{n} c_i v_i(x) + \sum_{i \in I} C_i v_i(x) + \sum_{i \in J} D_i v_i(x)$$  

(6)

Now by multiplying Equations 5 and 6 by parts, by Equation 2, by Equation 4 and by setting

$$(a_0, a_1, \ldots, a_m) = (c_0, c_1, \ldots, C_i, \{D_i\})$$

we get Equation 1 as required.

**D Additional Examples**

To further illustrate the rationale behind the opcode design and the multi-opcode universal circuit design presented in 5.2, we discuss additional simplified examples.

**D.1 Example 1: Inner Product**

Given the following program that computes the inner product of two vectors $a$ and $b$ over a finite field $\mathbb{F}_q$, where $q$ is the order of the native SNARK field:

```plaintext
function f(a1, a2, a3, a4, b1, b2, b3, b4){
    s = a1 * b1 + a2 * b2 + a3 * b3 + a4 * b4;
    return s;
}
```

If we implement this function naively using the single opcode circuit, or using a circuit that only supports multiplication and addition, the universal circuit will have to introduce several intermediate variables as in the following equations. (Note that the notation is simplified in the following examples, and we only show the operations on the values of the variables. For a complete example involving both the labels and values of variables, see Figure 1).

```plaintext
a1 * b1 = t1
a2 * b2 = t2
a3 * b3 = t3
a4 * b4 = t4
```
\[ t_1 + t_2 = t_5 \]
\[ t_3 + t_4 = t_6 \]
\[ t_5 + t_6 = s \]

Note that additional variable entries had to be introduced for the intermediate variables \( t_1, t_2, t_3, t_4, t_5 \) and \( t_6 \). In order to reduce the cost, we use another design that can reduce the number of intermediate variables via allowing the computation specifier to use the result of the previous instruction directly as a third operand (See Opcode 1 in Figure 2). Note that this is done without compromising the universality of the circuit. For every instance of opcode 1, the circuit receives an additional input that specifies whether to use the result of the previous instruction in the circuit and which operation to apply. For example, using the first opcode of our multi-opcode circuit, the following equations will only be verified.

\[ a_1 + b_1 + \text{usePrev}_1 \cdot k_0 = k_1 \]
\[ a_2 + b_2 + \text{usePrev}_2 \cdot k_1 = k_2 \]
\[ a_3 + b_3 + \text{usePrev}_3 \cdot k_2 = k_3 \]
\[ a_4 + b_4 + \text{usePrev}_4 \cdot k_3 = s \]

The \text{usePrev} inputs are values that are part of the computation specification, i.e., set by the verifier (or the computation specifier). In the realization above, let \( k_0 \) denote the result of some previous unrelated operation, and hence \text{usePrev}_1 will be set to 0. On the other hand, all other \text{usePrev}_j for \( 1 < j < 5 \) will be set to 1. This approach will be more efficient in this case, as it reduces the number of instructions and intermediate variables to be verified. While it could seem that adding a third operand makes the operations more expensive, the restriction that the third operand can only be the result of the previous instruction in the circuit, and not any arbitrary variables like \( a_i \) or \( b_i \), allows to save many operations. It is the responsibility of the computation specifier or the compilation tool to assign dependent instructions in sequence to utilize the feature above.

The above example presented a simplified use case of opcode 1. The complete circuit of opcode 1 gives the computation specifier more options and handles different functionalities as illustrated in the complete specification in Figure 2.

## D.2 Example 2: Mod and Bitwise Operations

Given the following program that computes addition mod 2^{32}, a bit-wise XOR operation, and a rotation. These operations appear in different cryptographic primitives.

```c
function f(uint32 x, uint32 y){
    uint32 w = (x + y) MOD 2^{32};
    uint32 v = x XOR y;
    uint32 r = w rotableft 10
    return [w, v, r];
}
```

Using the naive single opcode version, or a circuit that only supports addition and multiplication (as in Figure 1), will lead to many instructions that verify bit decompositions and weighted sums as follows:

\[ a_1 + b_1 + \text{usePrev}_1 \cdot k_0 = k_1 \]
\[ a_2 + b_2 + \text{usePrev}_2 \cdot k_1 = k_2 \]
\[ a_3 + b_3 + \text{usePrev}_3 \cdot k_2 = k_3 \]
\[ a_4 + b_4 + \text{usePrev}_4 \cdot k_3 = s \]

As shown above, all the primitive operations used in the example lead to many instructions that deal with verifying bit values. While this is necessary for security, and also has to take place in non-universal circuits, the main drawback here is that every instruction in the above listing adds more overhead
to the consistency check, as there are entries for all variables used in every line, which are later fed as inputs to the permutation check circuit (See Figure 1, and the discussion below). To reduce such cost, our multi-opcode universal circuit verifies the above operations using fewer instructions that internally do the needed checks without introducing additional variable entries.

The following illustration sheds a light on how the functionalities of the above program are verified using the multi-opcode circuit. Many details are simplified for brevity. Note that AssertBinary, and the s1, s2 are coefficient vectors set at the computation specification stage, and they are used here for verifying the bit decomposition and rotation of w in a single step (See Figure 3). Additionally, note that the reason the 33th bit of tmp, i.e., b32, is verified externally by an opcode-1 instruction, is that opcode 3 in our setting uses 32-bit groups, and it would be cheaper to verify a single bit using opcode 1 instead of opcode 3. Note that in Section 6, we evaluated other computations that use shorter and longer integer arithmetic.

\[ b32 \times b32 = b32 \]

\[ \text{// w is verified to be 32 bits below with opcode 3} \]

\[ \text{// along with the rotation} \]

\[ \text{// opcode 2 instructions} \]

\[ \text{Opcode2([x, y], 'XOR32') = v} \]

\[ \text{// opcode 3 instructions} \]

\[ \text{Opcode3([b31, b30, ..., b0], AssertBinary, s1, s2) = [w, r]} \]

To see why this realization is more efficient than before, note that the universal circuit will only introduce operation/permutation entries for the values of x, y and v without introducing entries for their bit decompositions (Recall variable entries are the pairs \((l_i, z_i)\). See Figure 2). In the naive realization, several entries \((l_i, z_i)\) will need to be introduced for each bit of x, y and v adding more overhead to the permutation check. The cost of the global consistency check across the universal circuit depends on the number of \((l_i, z_i)\) entries (See the global consistency subcircuit in Figure 3), and therefore reducing the number of entries that need to be checked makes the circuit more efficient. Further details about the tradeoffs of this design were discussed in Section 5.