Abstract—The rapid development of information technology in the automotive industry has driven increasing requirements on incorporating security functionalities in the in-vehicle architecture, which is usually realized by adding a Hardware Secure Module (HSM) in the Electronic Central Unit (ECU). Therefore, secure communications can be enforced by carrying out secret cryptographic computations within the HSM by use of the embedded hardware accelerators. However, there is no common standard for designing the architecture for an automotive HSM. A future design of a common automotive HSM is desired by the automotive industry which not only fits to the increasing performance demand, but also further defends against future attacks by attackers exploiting large-scale quantum computers. The arrival of future quantum computers motivates the investigation into post-quantum cryptography (PQC), which will retain the security of an HSM in the future. We analyzed the candidates in NIST’s PQC standardization process, and proposed new sets of hardware accelerators for the future generation of the automotive HSMs. Our evaluation results show that building a post-quantum secure automotive HSM is feasible and can meet the hard requirements imposed by a modern vehicle ECU.

Index Terms—Post-Quantum Cryptography, Software-Hardware Co-Design, Hardware Accelerators, Hardware Security Module, Electronic Central Unit, Automotive Security, FPGA

I. INTRODUCTION

The development of information technology in automotive industry in the last decade has driven the vehicles getting more and more connected nowadays, both in terms of communications between different vehicles and between different embedded subsystems within a vehicle. In a vehicle, a large network of interactive embedded systems built upon Electronic Central Units (ECU) are deployed, each maintains a specific set of functionalities. However, the integration of connectivity services in the in-vehicle architectures not only increases convenience to the users, but also leads to a growing attacking surface for malicious attackers in the automotive world. Nowadays, integrating a Hardware Security Module (HSM), which is a secure enclave encapsulating security-oriented functionalities within an ECU, is a basic component to help protect the vehicles from being compromised by the malicious attackers.

Several leading chip manufactures have offered a few HSM solutions with automotive-grade architectures, which usually include a microcontroller processor, different purpose-memory blocks (e.g., RAM, ROM, flash), hardware accelerators

for hash functions, symmetric and asymmetric cryptographic operations, as well as secure interfaces between the HSM and the host processor within the ECU [1]. Within an ECU, secret-dependent cryptographic operations are usually carried out by use of the hardware accelerators within the HSM. An HSM not only keeps secret information (e.g., secret keys) inside a trusted hardware enclave, but also provides good speedups for cryptographic operations benefiting from the dedicated hardware accelerations.

However, there has been no official standard for the architecture or features of an HSM in the automotive industry. Hence, to build the future HSMs, more understandings about the current trends in modern automotive industry as well as explorations of the future challenges are needed. On one hand, more powerful HSMs are needed with the increasing performance requirements on modern vehicles. On the other hand, more radical changes may be needed in designing the architecture of the HSMs given the potential arrival of a “quantum era”. Commonly used asymmetric cryptographic algorithms, e.g., RSA and ECC, are vulnerable to attacks using quantum computers: Shor’s algorithm [2] is able to solve the underlying hard problems of RSA and ECC in polynomial time. Grover’s algorithm [3] can provide a quadratic speedup for brute-force search, thus symmetric cryptographic accelerators and hash functions in modern HSMs, i.e., the AES core, are still usable in the future by doubling the key size; however, the asymmetric cryptographic accelerators within HSMs will be fully broken. Given the rapid advances in the construction of the quantum computers, a new field of post-quantum cryptography (PQC) has been developed [4] over the last decade proposing cryptographic algorithms that are believed to be able to remain secure against attacks using a quantum computer.

Automotive HSMs will need to use post-quantum secure algorithms to ensure their security in a “quantum era”. These PQC algorithms usually have much bigger key sizes compared to today’s cryptographic algorithms, and take more time to do the key operations. Moreover, the arithmetic required in PQC algorithms are different from those underlying cryptographic algorithms used today. Therefore, new designs of the hardware architectures for future HSMs are needed.

There exist several general-purpose software-hardware co-designs for PQC schemes (e.g., [5]–[7]), however, all of these
designs focus on one specific family of PQC schemes and none of them target the use cases and requirements of automotive HSMs. This work provides a detailed analysis of the applicability of different PQC candidates that recently made to the 3rd round in the NIST PQC standardization process \(^1\) in the automotive ECU architectures. Based on the analysis, post-quantum secure automotive HSM architectures are proposed with an emphasis on the hardware accelerators for accelerating the recommended PQC algorithms. The contributions of this paper include:

- Four PQC candidates are identified and recommended to secure general automotive use cases.
- Detailed software profiling results on those candidates are provided as the guideline for choosing and designing hardware accelerators.
- Post-quantum secure architecture for automotive HSMs are provided with detailed performance results when the designs are synthesized on an Artix-7 FPGA.

The remainder of the paper is structured as follows: In the next section we provide some preliminaries on PQC and automotive security use cases. In Section III we first give a recommendation on the signature and KEM schemes to be used in an HSM targeting post-quantum security, then follows the software profiling results of these chosen schemes. In Section IV, hardware architecture designs of the proposed HSMs are presented and detailed performance results are later presented in Section V.

II. PRELIMINARIES

In this section, we first provide an introduction to the different classes of PQC algorithms. Second, we provide a detailed case study on a typical automotive scenario which covers the typical use cases of modern HSMs.

A. Post-Quantum Cryptography

There are five popular classes of PQC algorithms: hash-based, code-based, lattice-based, multivariate, and isogeny-based cryptography. Each of the classes is based on a different mathematical problem that is hard to be solved by both modern computers and quantum computers. These schemes differ in the size of the keys and messages, the efficiency, as well as the trust in their security analysis, etc.

1) Code-Based Cryptography: Most code-based encryption schemes are based on the McEliece cryptosystem which was first proposed in 1978 [8] and its instantiation using binary Goppa codes remains secure nowadays. However, one main issue in the McEliece cryptosystem is the large size of the public key. Even for its dual-variant, the Niederreiter cryptosystem [9] which introduced a trick to compress the public key, the size of the public key is still over 1MB when targeting 128-bit post-quantum security level. Some research efforts have been focused on reducing the size of the keys by incorporating structures into the code, e.g., by use of quasi-cyclic codes. Two of such schemes based on structured codes, namely BIKE [10] and HQC [11], have made to the 3rd round of the NIST PQC standardization process.

2) Hash-Based Cryptography: Hash-based signature schemes are considered very mature as its security fully relies on the properties of the underlying hash function which is well-understood. XMSS [12] and LMS [13] are two popular stateful hash-based signature schemes that are under NIST’s consideration to be standardized early as part of the post-quantum cryptography development \(^2\). Therefore, hash-based signatures are promising candidates as post-quantum secure signature schemes.

3) Lattice-Based Cryptography: Lattice-based cryptography is arguably the most popular among different PQC families. Its security is based on different types of hard problems defined on a high-dimensional lattice, e.g., “learning with errors (LWE)”, “shortest vector problem (SVP)”, etc. Similar to code-based schemes, lattice-based schemes based on generic lattices [14] are generally more confidence-inspiring while those based on ideal (structured) lattices [15] have much smaller keys and better performance. However, choosing security parameters for lattice-based schemes has always been challenging as their security against quantum-computer attacks is not yet well-understood nowadays [16].

4) Multivariate Cryptography: Multivariate cryptography is based on the hardness of solving a multivariate quadratic system of equations over a finite field, which is an NP-hard problem. Although the security of multivariate cryptosystems is well analyzed, it is not an easy task to construct such a scheme both securely and efficiently. Many schemes have been proven insecure over the last decade. Few of them focused on signature schemes (e.g., [17], [18]) remain secure nowadays.

5) Isogeny-Based Cryptography: Isogeny-based cryptography is the youngest family among all the PQC candidates which was initially proposed as an encryption scheme in 2006 [19]. The construction of an isogeny-based scheme is based on the hardness of finding a high-degree supersingular isogeny between two elliptic curves. This brings the advantage that isogeny-based schemes can partly inherit the arithmetic from classical ECC schemes. However, the efficiency of the isogeny-based candidates is not very competitive especially when compared with structured lattice-based schemes. Moreover, due to the novelty of isogeny-based problems, there is not yet enough confidence in these schemes.

B. Case Study on SOTA

Software-over-the-air (SOTA) update is a technology for automotive manufactures to maintain and improve vehicles through downloading remote software updates. It is also an excellent example of interaction of various basic security use cases on ECU level. Therefore, we use SOTA to identify the required security features of an HSM.

Algorithm 1 depicts the work flow of a SOTA software update on one “target” ECU. The update process is supported by use of a dedicated ECU with connectivity features.

---

\(^1\)https://csrc.nist.gov/Projects/Post-Quantum-Cryptography/ Round-2-Submissions

\(^2\)https://csrc.nist.gov/Projects/Stateful-Hash-Based-Signatures
Algorithm 1 Software over-the-air update

1: Backend notifies the vehicle about available software update.
2: A dedicated ECU inside the vehicle verifies the authenticity of the notification from the backend.
3: if verification is successful then
4: Software package is downloaded by the dedicated ECU.
5: end if
6: if Software packages is authentic and integrity is ensured then
7: Start flashing process via a secure diagnosis access protocol.
8: Target ECU checks the integrity of the flashed software.
9: if flashed software is correct then
10: Target ECU updates its secure boot reference value(s).
11: Reboot target ECU.
12: end if
13: end if

As we can see from the above process, a complete SOTA update includes most of the use cases of an HSM, i.e., Secure Boot, Secure Software Update and Secure Diagnosis. The only use case not directly covered by this SOTA update is the Secure On-board Communication (SecOC) which usually relies on symmetric cryptography (e.g., AES) to maintain low latencies. Therefore, SOTA is a good case study for analyzing the required features in an automotive HSM.

The SOTA update scenario comes with certain requirements with respect to run-time and memory storage: The authenticity verification and integrity verification processes are expected to finish within 1s, the public verification key, the signature (used for checking authenticity) and the token (used for checking integrity) should all be smaller than 4kB. In addition, it is considered that SecOC and SOTA can happen concurrently. Due to the AUTOSAR standard, SecOC leverages AES-CMAC for message authentication.

Both SOTA update and SecOC are security-dependent services that are carried out inside an HSM. Hence, an HSM requires the use of the following primitives: Digital signature, hash function, and symmetric cryptography. Modern HSMs usually have no dedicated use cases for public key encryption or key encapsulation (KEM) on ECU level. However, future generations of HSMs may require the support of KEM schemes, e.g., to support possible key exchanges between ECUs during runtime on vehicle level. Thus we take KEM schemes into account in designing futures HSMs.

III. PQC FOR AUTOMOTIVE HSMs

A. Recommended PQC Schemes

Starting from July 2020, 15 candidates have moved onto the 3rd round of the NIST PQC standardization process. Among these 15 candidates, we choose three PQC schemes targeting NIST security level 3 (medium) and 5 (high) in order to provide a trade-off between performance and security for different automotive applications. Apart from these three candidates, we also choose a well-understood digital-signature scheme outside of the NIST PQC competition.

All of the four chosen schemes meet the hard requirements on run-time and memory storage imposed in Section II-B. Apart from key (message) sizes and performance metrics, another important criterion guiding us through the selection of these four PQC schemes is to ensure the diversity of the mathematically hard problems underlying these schemes. In total, we included one code-based scheme, two lattice-based schemes, as well as one hash-based scheme in our proposal for automotive HSMs. Further, the simplicity of software and hardware implementations is another important metric for our selection.

1) Schemes for Medium Security Level: For applications requiring a medium security level, ideal-lattice-based signature scheme CRYSTALS-Dilithium and code-based KEM scheme BIKE are chosen due to their efficiencies and small key sizes. Dilithium [20] is based on a variant of a well-studied problem, which is the Module Learning with Errors (MLWE) problem. Apart from having good performance, it is quite easy to implement the operations in Dilithium both in software and in hardware. BIKE [10] is a code-based KEM based on QC-MDPC (Quasi-Cyclic Moderate Density Parity-Check) codes. It is a promising candidate for general use due to its balanced performance. BIKE is viewed by NIST as “one of the most promising code-based candidates” [21]. Compared with the other structured code-based candidate HQC [11] in the 3rd round, the public key and ciphertext sizes of BIKE are much smaller while the bandwidth metric of BIKE is much better. These metrics make BIKE a more suitable candidate for automotive use cases in terms of key sizes and efficiency. Therefore, Dilithium and BIKE can be combined and used for applications having strict requirements on both performance and key sizes, but without very high security requirements.

2) Schemes for High Security Level: Stateful hash-based signature scheme XMSS and ideal-lattice-based KEM scheme CRYSTALS-Kyber, both with high security levels, are chosen given their underlying well-studied mathematical problems. XMSS has been standardized by the IETF [12], and is currently one of the two stateful hash-based signature schemes that are being considered as early standardizations by NIST. The security of XMSS fully relies on the underlying hash function which can be efficiently constructed even in the presence of large quantum computers [22]. The security of Kyber [23] relies on the same problem as Dilithium, and therefore its security is well-studied as well. Moreover, both XMSS and Kyber have relatively small keys, and their key operations can be well-accelerated by use of dedicated hardware accelerators. Therefore, XMSS and Kyber can be combined and used for applications targeting a high security level given their confidence-inspiring security analysis.
B. Software Profiling Results

For designing a post-quantum secure HSM, we first need to identify a new set of hardware accelerators since the mathematical problems underlying PQC schemes are usually radically different from modern cryptography. As a software-hardware co-design, hardware accelerators in HSMs are designed to accelerate the most compute-intensive operations. To understand what are the most compute-intensive operations in the recommended schemes (in Section III-A), we profiled the reference software implementations included in their submissions to the 3rd round of the NIST PQC competition by use of the performance analysis tool Gprof.

For signature schemes XMSS and Dilithium, only the signature verification operation is included in the profiling while for KEM schemes BIKE and Kyber, all the operations (e.g., key generation, key encapsulation and key decapsulation) are included. The results are shown as follows:

1) XMSS: In XMSS, most of the time in the verification operation is consumed by the underlying hash function. As specified in the XMSS IETF specification [12], for high security level, SHA2-512 or SHAKE-256 can be used as the hash function.

2) BIKE: The use of quasi-cyclic codes in BIKE allows to view all matrix operations as polynomial operations. Based on the profiling results, polynomial multiplication is one of the most expensive computation in BIKE. Further, the construction of BIKE involves the instantiation of AES-256 and the hash function SHA-384, and both of these two functions are frequently used in the software implementation.

3) Dilithium and Kyber: For Dilithium and Kyber, the profiling results are quite similar as the constructions of these two protocols are based on the same set of building blocks. Both of them have two implementation variants: One uses SHAKE to sample the random numbers and expand the randomness and the other one uses AES-256 instead. For both of these two implementations, the SHAKE/AES computation takes the most of the time, which is followed by NTT-based polynomial multiplications.

IV. HARDWARE ARCHITECTURES OF PQC HSM

In this section, we focus on the discussions of designing an HSM for applications in the automotive domain. As a design reference we focus on the HSM definition given in the EVITA project4. Figure 1 depicts a typical architecture of an EVITA like HSM. Since EVITA medium and EVITA light are subsets of a EVITA full HSM, the analysis on these smaller HSMs can be done similarly. From now on we will refer to EVITA full HSMs as modern HSMs.

A. Modern HSMs

A modern full HSM typically includes the following cryptographic building blocks [1], as summarized in Table I:

- SHA2-256, used as a general-purpose hash function as an alternative to the originally proposed WHIRLPOOL.
- SHA3-512, used as a general-purpose hash function.
- AES-128, all, used for symmetric cryptographic operations including: Key generation, encryption and decryption, as discussed in Section II-B, this block is required for SecOC.
- TRNG, used as a true random number generator (TRNG). The digital entropy is collected from the variances in the hardware, e.g., in a ring oscillator based TRNG, jitter between digital ring oscillators are collected.
- (AES-128, enc), used as a pseudo random number generator (PRNG). This PRNG is usually seeded by a TRNG and expands the randomness by use of an AES engine which only supports the encryption operation.
- ECC-256, used for 256-bit elliptic curve arithmetics in an asymmetric cryptosystem.

Once big quantum computers are available, such an HSM is no longer secure: The security of ECC-256 is fully compromised due to Shor’s algorithm [2] while the securities of SHA2-256, (AES-128, all) and (AES-128, enc) are halved due to Grover’s algorithm [3]. To ensure that an automotive HSM stays safe even against quantum computers, post-quantum secure asymmetric primitives should be used to replace ECC-256 and at the same time, symmetric primitives and hash function with doubled security should be used.

B. PQC HSMs

In a post-quantum secure HSM (PQC HSM), hash function and symmetric cryptographic primitives are all chosen such that they can maintain a 128-bit security level against quantum computers for both medium and high security levels in order to be more conservative. For asymmetric cryptographic primitives, much more radical changes are needed: Fully different cryptographic blocks are needed to build a PQC HSM compared to those needed in modern HSMs. Table I and Figure 2 summarizes the HSM solutions we proposed targeting medium and high security levels respectively. The following cryptographic blocks are recommended for a PQC HSM:

- SHA3-512, used as a general-purpose hash function. SHA3-512 is part of the SHA-3 standard released by NIST in 2015 [24] and its structure is internally different from the SHA-2 standard. SHA-3 is a subset of the broader cryptographic primitive family Keccak and uses the sponge construction in its inner construction while SHA-2 is based on the MD5-like structure.
- (AES-256, all), used for symmetric cryptographic communications. It has the same purpose as (AES-128, all), but with doubled security level.
- (AES-256, enc), used for constructing a PRNG.

1) PQC HSMs with Medium Security Level: For a PQC HSM with medium security level, as discussed in Section III-A1, Dilithium is recommended as the signature scheme replacing ECC-256, and in addition, BIKE is recommended to support KEM operations which might be needed for some use cases in future automotive HSMs. As discussed in Section III-B, randomness expansion and polynomial multiplication are two of the most compute-intensive operations in

4https://www.evita-project.org
Dilithium. Therefore, the following cryptographic blocks are recommended to accelerate Dilithium:

- Dilithium-Poly-Mul, a polynomial multiplier based on number theoretic transform (NTT) supporting the security parameters of Dilithium, is needed to support the polynomial multiplication operations in Dilithium.
- (AES-256, enc), an AES-256 module supporting the encryption functionality is needed for expanding randomness in the AES-based implementation of Dilithium. In this case, Dilithium and the PRNG can share the same (AES-256, enc) core.

For BIKE, since polynomial multiplication is the most expensive operation (as shown in Section III-B), the following module is designed:

- BIKE-Poly-Mul, a polynomial multiplier which can be used for accelerating both dense and sparse polynomial operations in BIKE.

2) PQC HSMs with High Security Level: For a PQC HSM with high security level, as discussed in Section III-A2, XMSS is recommended as the signature scheme replacing ECC-256, and Kyber is recommended as the KEM scheme. Moreover, the following cryptographic core is needed:

- Kyber-Poly-Mul, similar to Dilithium, a dedicated NTT-based polynomial multiplier is needed for accelerating Kyber. Note that since the security parameters in Kyber are different from those defined for Dilithium, two different sets of polynomial multipliers are needed for these two schemes respectively.
- SHAKE-256, it is chosen as both XMSS and Kyber targeting high security level can be constructed with SHAKE-256. This also enables resources sharing between the signature and KEM schemes in an HSM.

Details of the hardware accelerators for these cryptographic blocks are provided in the next section.

V. EVALUATION AND COMPARISON

In this section, detailed performance and synthesis results of the two recommended PQC HSMs with medium and high security levels are discussed. The designs are synthesized for the Artix-7 FPGA platform (model XC7A200TFFG1156-3). Moreover, a comparison between the synthesis results of the PQC HSMs and a typical modern HSM design is provided.

A. Evaluation

Among all the hardware accelerators, the analysis of standard blocks, namely AES-128/256, ECC-256, SHA2-256, SHA-3-512, and TRNG, are all based on open-source designs and are chosen targeting resource-constraint embedded systems while maintaining relatively good performance. For example, AES-128/256, SHA2-256 are all based on iterative computations on blocks. The selected TRNG collects its digital

3https://github.com/secworks/aes
4https://trac.cryptech.is/browser/user/shatov/edca256
5https://github.com/secworks/sha256
6https://opencores.org/projects/sha3
7https://trac.cryptech.is/browser/core/rosc_entropy
<table>
<thead>
<tr>
<th>HW Accelerator</th>
<th>Functionality</th>
<th>Feature</th>
<th>LUT</th>
<th>FF</th>
<th>RAMB36</th>
<th>DSP</th>
<th>Fmax (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modern HSM Specific Hardware Cryptographic Accelerators.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(AES-128, enc)</td>
<td>PRNG</td>
<td>Iterative</td>
<td>653</td>
<td>141</td>
<td>0</td>
<td>0</td>
<td>382</td>
</tr>
<tr>
<td>(AES-128, all)</td>
<td>Symmetric Crypto</td>
<td>Iterative</td>
<td>2932</td>
<td>2471</td>
<td>0</td>
<td>0</td>
<td>168</td>
</tr>
<tr>
<td>SHA2-256</td>
<td>Hash Function</td>
<td>Iterative</td>
<td>2069</td>
<td>1831</td>
<td>0</td>
<td>0</td>
<td>113</td>
</tr>
<tr>
<td>ECC-256</td>
<td>Asymmetric Crypto</td>
<td>NIST Curve P-256</td>
<td>3602</td>
<td>3443</td>
<td>24</td>
<td>35</td>
<td>123</td>
</tr>
<tr>
<td>Common Blocks in Modern HSMs and PQC HSMs.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRNG</td>
<td>TRNG Ring Oscillator</td>
<td>Iterative</td>
<td>419</td>
<td>105</td>
<td>0</td>
<td>0</td>
<td>419</td>
</tr>
<tr>
<td>Internal CPU</td>
<td>Microprocessor</td>
<td>Murax SoC</td>
<td>1387</td>
<td>1506</td>
<td>33</td>
<td>0</td>
<td>218</td>
</tr>
<tr>
<td>PQC HSM Specific Hardware Cryptographic Accelerators.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(AES-256, enc)</td>
<td>PRNG</td>
<td>Iterative</td>
<td>647</td>
<td>301</td>
<td>0</td>
<td>0</td>
<td>237</td>
</tr>
<tr>
<td>(AES-256, all)</td>
<td>Symmetric Crypto</td>
<td>Iterative</td>
<td>2958</td>
<td>2474</td>
<td>0</td>
<td>0</td>
<td>165</td>
</tr>
<tr>
<td>SHA3-512</td>
<td>Hash Function</td>
<td>Balanced</td>
<td>3589</td>
<td>2244</td>
<td>0</td>
<td>0</td>
<td>232</td>
</tr>
<tr>
<td>SHAKE-256</td>
<td>Asymmetric Crypto</td>
<td>Parallel Slices = 16</td>
<td>2778</td>
<td>223</td>
<td>0</td>
<td>0</td>
<td>152</td>
</tr>
<tr>
<td>BIKE-Poly-Mult</td>
<td>Asymmetric Crypto</td>
<td>Data Block Size = 32</td>
<td>767</td>
<td>310</td>
<td>2.5</td>
<td>0</td>
<td>269</td>
</tr>
<tr>
<td>Dilithium-Poly-Mult</td>
<td>Asymmetric Crypto</td>
<td>Pipelined</td>
<td>1276</td>
<td>688</td>
<td>3</td>
<td>5</td>
<td>136</td>
</tr>
<tr>
<td>Kyber-Poly-Mult</td>
<td>Asymmetric Crypto</td>
<td>Pipelined</td>
<td>760</td>
<td>367</td>
<td>2</td>
<td>3</td>
<td>139</td>
</tr>
<tr>
<td>Total Logic Utilization for Modern HSMs and PQC HSMs.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>Modern HSM</td>
<td>Similar to EVITA Full</td>
<td>11062</td>
<td>9497</td>
<td>57</td>
<td>35</td>
<td>-</td>
</tr>
<tr>
<td>Total</td>
<td>PQC HSM</td>
<td>Medium Security Level</td>
<td>11043</td>
<td>7628</td>
<td>38.5</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>Total</td>
<td>PQC HSM</td>
<td>High Security Level</td>
<td>12538</td>
<td>7220</td>
<td>35</td>
<td>3</td>
<td>-</td>
</tr>
</tbody>
</table>

TABLE II: Performance results of hardware accelerators synthesized for Aritx-7 FPGA with Vivado 2018.3.

entropy source based on jitter between multiple digital ring oscillators. This true randomness can be further fed into PRNG to expand the randomness. Murax SoC is used as a representative of the Internal CPU within an HSM. It is an open-source RISC-V based processor with a very small resource usage but maintains performance comparable to an ARM Coretex-M3 processor [6]. All of these cores are chosen with target of achieving a good time-area efficiency.

SHAKE-256 is a parameterized design presented in [7] as a building block for lattice-based schemes. This design is based on an area-efficient SHAKE module proposed in [25]. Within the SHAKE core, the number of parallel slices can be flexibly chosen at synthesis time in order to achieve a trade-off between area and performance. In our work, in total 16 slices are used in parallel.

BIKE-Poly-Mul is a parameterized and constant-time polynomial multiplier presented as a building block in the state-of-the-art hardware implementation of BIKE [26]. Depending on the user application, the size of the computation data block can be tuned by use of a performance parameter at synthesis time in order to achieve a trade-off between time and area. In our analysis, as shown in Table II, we choose the data block size as 32.

Dilithium-Poly-Mul and Kyber-Poly-Mul both are analyzed based on the parameterized and pipelined NTT-based polynomial multiplier design included in [7] for accelerating lattice-based schemes. In our work, we synthesized the design with the security parameters of Dilithium (medium) and Kyber (high) respectively.

B. Synthesis Results Comparison: Modern HSM vs PQC HSMs

As depicted in Table II, we summarized the total area usage for three HSM configurations: Modern HSM, PQC HSM with medium security level and PQC HSM with high security level. Compared with modern HSM, PQC HSM with medium security level achieves a similar area utilization, while for PQC HSM targeting high security level, a small overhead is introduced in terms of area usage, e.g., in terms of LUT usage, there is an around 13% overhead. In terms of memory and DSP utilizations, as we can see from the table, both configurations of PQC HSMs are actually much more lightweight since a memory and DSP intensive ECC-256 asymmetric crypto core is eliminated from the HSM architecture.

Note that our analysis did not take into account the extra area overhead commonly existing in a typical embedded system, e.g., interface communication logic, memory controller logic, top-level controller logic, etc. Further, it is worth mentioning that, since the area metric of these cryptographic cores are implementation-specific, different optimizations can be applied to tune the performance results for a real HSM implementation.

Our work intends to serve as the very first exploration of the feasibility of designing a time-area efficient HSM for typical automotive use cases which can defend against large-scale quantum computers. Based on the analysis, we can conclude that it is feasible to design hardware architectures for PQC HSMs with both medium and high security levels without bearing big area overhead.

VI. Conclusion and Future Work

In this paper, we presented the first analysis on designing a post-quantum secure HSM for automotive use cases. We first
analyzed the typical use cases in an automotive HSM, and then recommended signature and KEM schemes based on the memory constraints and performance requirements of these use cases. The reference software implementations of these schemes are further profiled, and based on the profiling result, new sets of hardware accelerators are recommended to be integrated in PQC HSMs targeting medium and high security levels respectively. The evaluation results of the PQC HSMs compared with modern HSMs show that automotive HSMs can remain future-proof by using post-quantum algorithms to ensure their security without much area overhead in terms of designing cryptographic hardware accelerators.

Our work focused on exploring the feasibility of designing a post-quantum secure HSM as a software-hardware co-design in terms of the area overhead. To get a better understanding about having real hardware implementation for a post-quantum secure HSM, the performance metric is also important for analysis. Therefore, it would be interesting to have a prototype of post-quantum secure HSMs on real hardware and further analyze both the performance and area metrics of these HSMs.

ACKNOWLEDGMENT
The work presented in this paper has been partly funded by the German Federal Ministry of Education and Research (BMBF) under the project “QuantumRISC” (16KIS1034) [27].

REFERENCES