Voltage-based Covert Channels in Multi-Tenant FPGAs

Dennis R. E. Gnad*, Cong Dang Khoa Nguyen†, Syed Hashim Gillani‡ and Mehdi B. Tahoori*†

Karlsruhe Institute of Technology (KIT), Germany.
*{dennis.gnad,mehdi.tahoori}@kit.edu, †khoa-nguyen@gmx.net, ‡hashimsyed01@gmail.com

Abstract. FPGAs are increasingly used in cloud applications and being integrated into Systems-on-Chip (SoCs). For these systems, various side-channel attacks on cryptographic implementations have been reported, motivating to apply proper countermeasures. Beyond cryptographic implementations, maliciously introduced covert channel receivers and transmitters can allow to exfiltrate any kind of secret information from the FPGA. In this paper, we present a fast covert channel on FPGAs, which exploits the on-chip power distribution network. This can be achieved without any logical connection between the transmitter and receiver blocks. Compared to FPGA thermal covert channels that reach about 1 bit/s, we can show a transmission rate of 8 MBit/s which is almost error free. We reach a small raw bit error ratio (BER) below 10 × 10−6 BER, even in the presence of noise generated from another functional module in the FPGA, and without using error correction codes. When we place and operate other co-tenant modules that require 85% total FPGA area, the BER increases to ≈100–1000 × 10−6, depending on the platform. This error rate is still reasonably low for a covert channel. Overall, the transmitter and receiver work with less than 3% FPGA resources together.

Keywords: fpga · multi-tenant · accelerator · SoC · side-channel · covert-channel · power distribution network · on-chip · remote · software · hardware · trojan

1 Introduction

Field Programmable Gate Arrays (FPGAs) are increasingly integrated with processor cores in SoCs, and even offered via remote access in the cloud by various providers such as Amazon, Alibaba, and Microsoft [AWS18, Ali18, PCC+14]. In such systems, users can remotely access the programmable logic. By multi-tenant access, a single FPGA is split among multiple users [EV12, BSB+14, FVS15, KLP+18]. Since typical FPGA and digital design flows involve the use of Intellectual Property (IP) cores from third party vendors, an increasing risk is that an adversarial vendor integrates malicious Trojan logic to exfiltrate information secretly [TK10].

For such threats, secure FPGA design flows try to limit the possible information exchange between IP cores [HBW+07, Cor12]. However, recent publications have shown that through the already existing electrical connections in the Power Distribution Network (PDN), a malicious IP core can still perform side-channel attacks. These attacks allow extracting secret keys of cryptographic cores in the same FPGA without any logical connections [SGMT18, KGT18]. Such attacks rely on information leakage from side effects during operation of the cryptographic cores, and thus require hundreds or thousands of measurements to extract a small secret key statistically.

Covert channels, on the other hand, are used to secretly exfiltrate information. Thus, if Hardware Trojans [KHD+08, TK10] or malicious Software [Gir87] can be placed into a
system, they can use a covert channel to exfiltrate secret information to a less privileged security level [KHD+08], or outside of the system [Gir87]. Furthermore, they can also be used for complex attacks within a chip, like Spectre Attacks [KGG+18].

Such covert channels are established by modulating or hiding information in various media, which can be an existing communication channel such as in a computer network [Gir87]. When no logical connection exists, physical variations, such as temperature, power consumption, acoustic or electromagnetic emanations can be used for covert channels [PAK99], or microarchitectural effects inside a chip, such as the difference in timing of cache memory access [Per05, KGG+18]. By causing or observing these variations, covert transmitters and receivers are implemented.

Specifically for on-chip communication in FPGAs, not many covert channels have been reported yet. Most of them still require a logical connection or shared resources [PRP+19, SBE11] to achieve a data rate of 3.4 Mbit/s at maximum, but are prevented by established isolation design flows for security [Cor12]. Others achieve 1 bit/s when circumventing the isolation design flow using thermal fluctuations [INK11], which has also specifically been discussed for Cloud FPGAs [TS19].

In this paper, we show a new covert channel in multi-tenant FPGAs which does not need any logical connection, and achieves significantly higher data rates than existing work. Our covert channel is based only on a shared PDN, which supplies the FPGA fabric on the electrical level, typical for most integrated circuits. By that, two isolated IP cores at opposite ends of the FPGA chip can communicate. To achieve this goal, a transmitter and receiver module are designed, which can modulate and demodulate data words into voltage fluctuations. Using our method, the voltage fluctuations can be used for a comparably high-speed covert channel with up to 8 MBit/s transmission speed. That speed is much faster than existing FPGA on-chip covert channels at 1 bit/s using temperature [INK11, TS19]. Even without error correction, and when additional circuits are active in the FPGA, bit error ratios (BER) below $10^{-6}$ are achievable. Furthermore, our design can self-calibrate to the process variation of any FPGA (chip-to-chip and within-chip variations), and thus enable attacks in the cloud or SoCs without changes in the bitstream.

A preliminary version of this work has appeared in [Ngu18], which is extended by this paper. Our complete contributions can be summarized to the following:

- First on-chip voltage-based covert channel communication between modules inside an FPGA
- Three magnitudes faster than temperature-based covert channel
- Robust in noisy conditions, when other circuits are active and present in the FPGA up to a high utilization
- On-chip covert channel communication method that is also portable to other chips
- Sensor used in the receiver self-calibrates to various FPGAs to counteract the impact of variations (inter and intra-die)

The remaining paper is structured as follows: In Section 2, we will explain background knowledge and explain existing covert channels with focus on FPGAs. The following Section 3 will then explain the design of the covert channel we used for this paper. Section 4 will explain our experimental setup and the final results are discussed in Section 5. Section 6 contains a discussion on channel capabilities and countermeasures. The paper is concluded in Section 7.
2 Related Work and Attacker Model

2.1 Attacker Model

Our basic attacker model is depicted in Fig. 1. We assume an attacker which has partial or complete access to an IP core or accelerator used in various FPGA tasks. An unsuspecting victim user downloads and uses the IP core from an accelerator store, which often exists for FPGAs in the cloud. The IP core fulfills its normal task, but at the same time it contains logic that uses a covert channel to transmit the information the victim processes, and imprints it on the PDN, which is shared for the full FPGA fabric. We also consider that the FPGA is shared among multiple users as a multi-tenant FPGA or in an FPGA-SoC, and thus the attacker can reside in another area of the FPGA or chip as a receiver of the covert channel. In this scenario, any secret asset from the user that goes through the malicious IP core can be exfiltrated to the attacker.

2.2 Covert Channels

Covert channels are a way to secretly exfiltrate information from a system, and can thus be used to impact security [Gir87, PAK99]. This is done in various ways, such as altering the delay of network packets [Gir87], hiding data by steganography [JJ98] in multimedia streams, through various side effects in modern computer architecture [WL06, GYLH16], or in physical phenomena [PAK99, INK11]. In essence, any side effect that occurs during operation of a computing system can also be used as a covert channel [PAK99]. Specifically, voltage-based covert channels have been used to exfiltrate information to the outside of a chip depending on CPU utilization or power management [GZBE18, KWKK18]. Security breaches can occur if such a channel is used where secure isolation is demanded.

Side-channel attacks use very similar mechanisms as covert channel communication, and thus sometimes the term is used interchangeably. However, while side channels are usually described to extract data from accidental information leakage by measurements, physical covert channels deliberately cause side effects and use them as a communication mechanism from the transmitter to the receiver side.

In FPGAs, various covert channels have been described already. One of them uses capacitive coupling within nearby wires in the same interconnect [PRP+19] to gather the information of the next wire. However, this coupling is easily prevented by adding unused slices between the IP cores as isolation, which is suggested by secure FPGA design flows [HBW+07, Cor12]. Furthermore, if modules already have logical connections with restricted functionality, additional data can still be modulated on top of them in form of small timing variations, or difference in communication speed [SBE11]. Using such methods, about 8 kbit/s can be reached inside an FPGA, while the same authors suggested that IO pins can be re-used to exfiltrate information out of the FPGA, reaching about 3.4 MBit/s. Furthermore, a covert channel using voltage has also been described for...
FPGAs, which can transfer data to the outside of the chip with up to 8 MBit/s at 20% error rate, or as the authors note, at a realistic 500 kbit/s [ZBT10].

Nevertheless, these covert channels all require physical contact or proximity, or existing logical connections, which may not work in multi-tenant FPGAs and particularly in a cloud or SoC environment. Only temperature covert channels have been reported so far that do not require a logical connection and could thus be a security threat to multi-tenant FPGAs. Using temperature changes, 0’s or 1’s can be represented by high or low temperatures, reaching a speed of about 1 bit/s [INK11, TS19].

### 2.3 Voltage-based Security Hazards in Multi-Tenant FPGAs

Every modern integrated circuit (IC) has a Power Distribution Network (PDN), which is often shared among all transistors in the IC, and consists of resistive, capacitive and inductive components [MF04, ASM07]. The power consumption $P$ in an IC is proportional to the toggling rate $f$ of its transistors, and the supply voltage $V$ as $P \propto f \cdot V^2$. When considering a voltage regulator, it tries to keep $V$ as stable as possible, since transistor delays depend on it $\tau_d \propto 1/V$. However, due to parasitic resistive and inductive components, the voltage is still influenced, leading to fluctuations in the supply voltage available to an individual transistor, and thus its delay $\tau_d$. This influence depends on the current consumption in time $i(t)$ and resistive and inductive components, such that a voltage drop can be described as $V_{\text{drop}} = i(t)R + L\frac{di(t)}{dt}$.

The behavior of the on-chip PDN has been analyzed for FPGAs before [ZH12, GOKT18, ZAB + 18]. Subsequently, it was exploited to cause faults through undervolting from within FPGAs [GOT17, KGT18, SSN + 19, MS19] without requiring dedicated fault injection equipment. Furthermore, power analysis side-channel attacks can catch chip-internal voltage fluctuations to extract secret keys from logic in another area of the FPGA [SGMT18, ZS18]. In both classes of attacks, FPGA primitives are diverted from their intended use, in which voltage can be measured or affected. By that, isolation features on the logical level can be circumvented.

For fault attacks, ring oscillators (ROs) are implemented using FPGA logic [GOT17, SSN + 19] with an additional enable-signal to control their activity. By suddenly activating all of them simultaneously using the enable signal, they reduce the voltage level, using a high change in current in a small time $(di(t)/dt)$ [GOT17]. A sufficiently high voltage drop can then be caused to either cause computation errors [KGT18, MS19], or crash the entire FPGA [GOT17].

Power analysis side-channel attacks on the other hand passively measure voltage fluctuations by either counting how fast ring oscillators run [ZS18], or use Time-to-Digital Converters (TDCs) to achieve a higher sampling rate [SGMT18].

Similar to ROs, TDC-based sensors rely on the difference in circuit speed, depending on voltage [ZSZF13, GOKT18]. However, instead of an oscillation, they use a single long path as a cascade of buffers, as we also use in this paper and show in the Receiver-part at the bottom of Figure 2. Between the buffers, flip-flops (‘FD’) are added, and the first buffer is sourced from the clock signal, which typically requires an initial delay also made out of buffers. Like this, the registers together show how far the clock propagates within one clock cycle, and thus also the respective relative voltage level. Based on their power consumption, cryptographic circuits cause voltage fluctuations. When these fluctuations are measured with a TDC-based sensor, Correlation Power Analysis can analyze them statistically to extract secret keys [SGMT18].
3 Voltage-based Covert Channels in FPGAs

The idea of creating a voltage-based covert channel is to use the full-chip PDN in a way similar to a shared bus. Thus, by using similar circuits as used for fault or side-channel attacks, we can read or write to the PDN, just like to a shared bus network. The previous section explained the various building blocks for side-channel and fault attacks. We adapt the ROs for causing a voltage drop, and TDC sensors to measure the voltage drop. Like that, the ROs can become a transmitter for voltage fluctuations, while TDC or other ROs can be used as receivers. An overview of this principle is shown in Fig. 2.

3.1 Signal Modulation and Line Coding

The most basic and straightforward way to modulate a digital signal is to module ‘0’ as low voltage an ‘1’ as high voltage, as in standard CMOS logic. To adhere for the unique properties of the on-chip PDN, we will still alter this scheme from being a unipolar code to a bipolar code.

From related work and our own analysis, we know that voltage fluctuations from suddenly activating or deactivating ROs will lead to voltage spikes in either the negative or positive direction, which gradually recover over a certain timespan. An example of that is shown in the waveform diagram in Fig. 3. The output of our TDC sensor \( \text{tdc}_{s}[5:0] \)
Figure 3: Measurement inside the FPGA on the Pynq-Z1, recorded with Xilinx ILA. It shows the ROs being activated and deactivated in a period of 336 ns, and the respective response of the TDC sensor, shown as the signal tdc_s[5:0]. The timescale is the number of clock cycles of the 125 MHz system clock.

Figure 4: Measurement inside the FPGA on the Pynq-Z1, recorded with Xilinx ILA. It shows how ‘0’ or ‘1’ are encoded as voltage fluctuations. When (de-)activating ROs gradually, tdc_s[5:0] is just slightly affected. When (de-)activating the ROs all at once, the value of the tdc_s[5:0] spikes in either direction. The timescale is the number of clock cycles at 125 MHz.

shows negative and positive voltage spikes, which depend on ROs being active or inactive, as active_part_reg[7:0] indicates. We leverage on these properties to move from a unipolar code (0, 1) to a bipolar code (0, —, 1), using the following states:

- Positive Voltage Spike: Encodes ‘1’
- Negative Voltage Spike: Encodes ‘0’
- Neutral Voltage Level: ‘No Data’, between the spikes

With this scheme, we also facilitate synchronization, because ‘No Data’ can be a synchronization between the data bits.

3.2 Transmitter Design

To implement a transmitter for the described signal modulation, we implement ROs as shown in Fig. 2. The ‘LD’ is a transparent latch with an enable-signal and the inverter is realized with a FPGA LUT. This implementation follows one suggestion by Sugawara et al. [SSN+19] for ROs that are not rejected by cloud FPGA design flows. Each RO group thus has a signal to enable or disable their oscillation. All enable signals are then controlled by a state machine that will iterate bit-per-bit of the data word that has to be transmitted, and apply the respective activation pattern. For each bit of the data word, the state machine will enable the ROs in a way to cause a negative or positive voltage spike, or no spike for synchronization in-between.

Using all the ROs at once is not sufficient to transmit data in this way, as it would result in an alternating transmission of ‘0’ and ‘1’, from sudden activation and deactivation of all ROs. The solution is thus to gradually enable and disable ROs, if no voltage spike should be provoked. For that, we separate the ROs into 8 groups. To represent ‘1’-bits we activate the groups step by step, and then suddenly deactivate them to cause a voltage spike. Vice versa, we suddenly activate all of them, and then deactivate them step by step.
to represent ‘0’. We recorded the behavior inside the FPGA with the Xilinx Integrated Logic Analyzer (ILA), and show it in Fig. 4 where the groups are activated as indicated by the 8 bits of the $\text{active}_{-}\text{part}_{-}\text{reg}[7:0]$ signal. The simultaneous decrease in load causes a positive voltage spike, to be interpreted as ‘1’ on the receiving side. Since that method causes a maximum, it should in reverse cause a minimum. Hence activating the ROs all at once and then deactivating them gradually will result in a negative voltage spike as is also shown in Figure 4.

3.3 Adjustable Delay Line Voltage Sensor

To show an attack scenario feasible in multi-tenant FPGAs in a cloud setting with remote access, it is not practical to require a fine-tuned design to a particular FPGA device. However the TDC-based voltage sensor we implement here is sensitive to manufacturing process variation [ZSZF13, GOKT18], and requires some adjustment. The main challenge with the baseline design, proposed by Zick et al. [ZSZF13], is to have the right length initial delay, which can not be sufficiently determined using the report from the timing analysis tool alone. In order to make a single bitstream work on all devices, the delay of that design needs to be adjusted for a specific FPGA as well as the modules used within that FPGA, and thus needs testing on the actual device. Based on our experiments with just two samples of the same type of FPGA board, the idle value of the sensor can be extremely different. For instance, while one FPGA is somewhere inside the range of a 6-bit sensor (0-63), the other FPGA might be always showing 0 or 63 constantly. In [ZSZF13] it is suggested to use a phase-shifted clock for either the entry to the delay line, or the flip-flops used for sampling. In our experiments, that approach increases the idle sensor noise significantly, for which we found a better solution, as outlined below.

In our proposed solution, we allow selecting how early or late the clock enters the initial delay line, and by that we are able to adjust its length dynamically to calibrate to a specific FPGA board. In Fig. 5 we show such a complete tapped delay line that can be adjusted in its path length. It is matched to CARRY4 and LUT Xilinx FPGA primitives [Xil16]. Similar elements exist for other vendors (e.g. Intel Cascade Chain). In the top of Fig. 5 we show the exit bins of the TDC, configured as registers connected to the output signals of a CARRY4 element, which still follows the design from [ZSZF13]. The parts below that contain our proposed adjustable-length delay line. The lower part of Fig. 5 shows one fine calibration slice, and the center part shows two LUTs of a coarse calibration slice. The output of the fine calibration stages is fed into coarse calibration stages, and finally can be read from the flip-flops (FD) in the exit slices.

**Fine Calibration:** To allow different entry points of the clock signal into the path, the fine calibration stages are based on fast CARRY4 elements. The clock signal $clk$ can enter the carry-chain at different depths, and therefore provide small delay shifts in the time-scale of single MUX elements within the CARRY4, while still benefiting from a balanced clock tree. The fine calibration is more sensitive to small timing differences and hence it is put before the coarse stages, to be able to use the clock tree with almost the same arrival time of the clock signal. This way, it allows us to keep the steps of the fine calibration more linear. The fine stages output will then be connected to the inputs of the coarse stages through the interconnect wires meant for data signals, which is sufficient for the higher delays of the coarse calibration.

**Coarse Calibration:** The output from the fine calibration slices is fed to slices with LUTs configured in a similar cascade way as the CARRY4 elements, also allowing a later or earlier entry point of the previous signal. However, instead of the clock, the single output from fine calibration is used as the inputs to all the coarse calibration LUTs. For instance, in the shortest calibrated path, the clock propagates through the last MUX of the fine calibration CARRY4 elements and a single LUT in the coarse calibration stage, until it reaches the CARRY4 elements of the exit slices and the first flip-flop at the output.
Figure 5: Principle of a delay line based on LUT and CARRY4 elements. At the bottom slice, selectable entry points of the clock $clk$ form fine calibration steps. The center slices use the output from fine calibration as the input to coarse calibration based on LUTs. In the top slices, multiple bins of the delay line are routed to flip-flops (FD) as the output.
The amount and type of required calibration stages can be adjusted to be roughly below the worst-case delay provided by timing analysis, while the remaining calibration can be handled on-the-fly by selecting the right inputs. If more delay is required, latches can also be added in the slices used for coarse calibration. With this design, we do not need the phase-shifted clock tree as in [ZSZF13], and by that have less noise in the sensor output. Furthermore, the sensor can be checked using the same clock ($clk$), synchronous to the remaining design.

With this adjustable length delay line, a simple state machine first goes through coarse and then fine-calibration stages just after reset of the system. In each step, the state machine changes a calibration setting and then observes the sensor value, to finally reach a reasonable idle sensor value in the middle of the possible sensor range. By that, the sensor can be used to observe relative voltage fluctuations in either positive or negative direction.

3.4 Receiver Logic and Demodulation

The complete receiver consists of the previously described adjustable delay line that will give a unary one-hot encoded value of $N$ bins that can be encoded in $\log_2(N)$-bits and then processed by the additional demodulation logic.

In this work, we use a sensor with 64 bins, resulting in a 6-bit value. The sensor is self-calibrated during power-up for experimental purposes, but this calibration does not need to be precise and can also be performed while the system is at full operation. The only important part is that the sensor still has sufficient margin for positive and negative swings without clipping at its maximum or minimum value. To calibrate, a state machine first adjusts the length of the coarse and then the fine delay line, to finally target the output to be somewhere in the middle of the sensor range, i.e. around 32 for all our experiments performed here with a 6-bit sensor (0–63 sensor range). We propose two demodulation strategies that are evaluated later:

**Threshold-based Strategy:** In this strategy, the demodulation logic takes the average sensor value $tdc_{avg}$ at idle as the baseline, and from that computes upper and lower bounds that it will use to detect the voltage spikes in either negative or positive direction. To acquire $tdc_{avg}$ we just need to perform a significant long averaging, to filter out all potential AC noise in the signal, since the absolute DC voltage is stable in the system. To detect single bits in the signal, we have experimentally found that values of $-8$ and $+4$ are reasonable lower and upper thresholds for negative and positive voltage spikes respectively, tested on multiple FPGA boards used across our experiments.

**Gradient-Estimation-based Strategy:** The value of $tdc_{avg}$ needed for the threshold-based strategy can drift over time, since it is also temperature-dependent, as well as dependent on the average power consumption (IR-drop). To prevent the need to acquire $tdc_{avg}$, we propose a strategy based on estimating the gradient of voltage fluctuations. By that, the signal will only depend on the offset added from the transmitter, and the general offset added by signals below a certain level is ignored. For that, the 6-bit sensor value needs to be recorded for two clock cycles, and a simple difference between the two values then leads to an estimated gradient. Even in this strategy, a certain threshold needs to be defined for the gradient itself, however it is independent of a baseline idle value, and just needs to calculate the difference between consecutive sensor values. For the gradient-threshold we experimentally found a sensor value of $>7$ to be suitable across the performed experiments.

3.5 Sending and Receiving Word-Size Messages

By detecting single bits, still no communication between modules can be performed, and we thus need to consider a real transmission mode. Since the measured voltage spikes or their gradients can be higher or lower than the threshold for more than a single clock cycle,
the decoder in the receiver might wrongly identify more than one bit. Thus, after the decoder identifies a bit, a certain timeframe is added in which it waits before data from the TDC is interpreted again. Within that timeframe, if higher gradients appear, they can still override the initially identified one. An additional problem with the threshold-based approach is that after many transmissions, the decoder could fail to identify some bits, because the maximum or minimum were not within the determined thresholds. In that case, we specify a maximum time that has to be waited, and if the time is up insert a default ‘0’ or ‘1’.

We found good results when our transmitter was implemented such that the time from spike to spike is about 25 clock cycles, which is 200 ns or 125 ns for an operating frequency of 125 MHz or 200 MHz respectively. Based on that, we chose a timeframe with minimum and maximum values of 15 and 31 clock cycles of the respective clock. If no value is received in that time, the default value is assumed. In addition, as a dynamic rate control, we adjust the timeframe until the next bit, depending on when the last bit was found.

### Table 1: Logic utilization and estimated power per module on the Pynq-Z1 platform.

<table>
<thead>
<tr>
<th>Module</th>
<th>LUT Utilization</th>
<th>Register Utilization</th>
<th>Estimated Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Receiver</td>
<td>0.7 %</td>
<td>0.3 %</td>
<td>0.007 W</td>
</tr>
<tr>
<td>Transmitter</td>
<td>5.0 %</td>
<td>2.5 %</td>
<td>0.013 W</td>
</tr>
<tr>
<td>Debug Logic</td>
<td>2.2 %</td>
<td>2.2 %</td>
<td>0.015 W</td>
</tr>
<tr>
<td>Device Static</td>
<td>—</td>
<td>—</td>
<td>0.122–0.130 W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Circuits used to imitate voltage noise of co-residing tenant:</th>
</tr>
</thead>
<tbody>
<tr>
<td>s1494+PRNG</td>
</tr>
<tr>
<td>s13207+PRNG</td>
</tr>
<tr>
<td>60× s13207+PRNG</td>
</tr>
<tr>
<td><strong>Total Max</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>LUT Utilization</th>
<th>Register Utilization</th>
<th>Estimated Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>s1494+PRNG</td>
<td>1.20 %</td>
<td>0.05 %</td>
<td>0.009 W</td>
</tr>
<tr>
<td>s13207+PRNG</td>
<td>1.43 %</td>
<td>0.85 %</td>
<td>0.012 W</td>
</tr>
<tr>
<td>60× s13207+PRNG</td>
<td>84.2 %</td>
<td>50.9 %</td>
<td>0.596 W</td>
</tr>
<tr>
<td><strong>Total Max</strong></td>
<td>92.1 %</td>
<td>55.9 %</td>
<td>0.761 W</td>
</tr>
</tbody>
</table>
Figure 7: Floorplans of the designs implemented in the Kintex XC7K325 on the PYNQ-Z1 board.

4 Experimental Setup and Implementation

Fig. 6 (a) shows the complete floorplan of the implemented design on the Xilinx Pynq-Z1 board, which hosts a Zynq XC7Z020CLG400-1 FPGA SoC that integrates a Dual-Core ARM Cortex-A9 CPU with FPGA logic. Fig. 6 (b) shows the extended floorplan to check the error tolerance of the covert channel when other circuits are active. In our experiments, the two CPUs of the Zynq SoC were entirely unused. Furthermore, some experiments are performed on a Xilinx KC705 development board, hosting a Kintex-7 XC7K325TFFG900-2 FPGA. The floorplan of our tested design on the Kintex-7 is shown in Figure 7 (a), again with additional circuits as noise source in Figure 7 (b). For both platforms, we used Xilinx Vivado 2017.1 to develop our design. We marked the respective areas for the transmitter, receiver, and the debugging logic.

Xilinx Vivado estimates for area and power consumption for the PYNQ-Z1 platform are listed in Table 1, and for the KC705 platform in Table 2. Transmitter and receiver contain the previously discussed setup as explained in Section 3 and shown in Fig. 2. The debug logic consists of standard Xilinx Vivado Debug Cores. We use the Xilinx Integrated Logic Analyzer (ILA) and Virtual Input-Output (VIO) Debug Cores. ILA is used to record and visualize the respective waveforms of our sensor, mainly for debugging. VIO is used to supply and read transmitted and received datawords to perform an evaluation at higher speed. We control both cores using the TCL language to perform automatic tests for characterizing the Bit Error Ratio (BER) in our results.

To allow automated testing, we start by changing the output datawords of VIO randomly, and set up a trigger in ILA that waits for a finished transmission. As soon as it is finished, the data is stored in a VIO register that can be read from our workstation PC. The TCL script compares the sent and received word. If they are not equal, the ILA trace from the FPGA internal BRAM is transferred to the PC for later visualization and debugging. Using this mechanism, tests can be performed in which multiple lengths
of datawords are transmitted. Transmissions of 8-bit, 16-bit or 32-bit datawords can be tested, and the option to replace undetected spikes with either a ‘0’-bit or with a ‘1’-bit.

We performed preliminary experiments on the FPGA platforms to decide on the following parameters and use them for all further evaluations and results.

- Distance between transmitter and receiver (floorplan)
- Amount of ROs for sufficient voltage drop, and tradeoff between area usage
- Reasonable minimum time between transmitted bits, based on observed PDN behavior

More extensive evaluation could further tune these parameters to increase the throughput and robustness, making our results a baseline for voltage-based FPGA covert channels.

### 4.1 Floorplan, Distance

We chose a rather high distance between transmitter and receiver on the chip, which we kept across all experiments by restricting the modules into Xilinx pblock regions. This can prove that traditional design practices for isolating IP cores [HBW+07, Cor12] can be bypassed easily by using the presented covert channel. The resulting receiver and transmitter module positions are marked in the floorplan in Figure 6 (a), in which the Receiver is placed on the other side of the FPGA, opposite of the Transmitter. The same positions are kept for the floorplan in which noise sources were added, shown in Figure 6 (b).

### 4.2 Amount of ROs as Power Consuming Elements

For the amount of ROs as power-consuming switching elements we use a relatively small number. Since about 13% of the LUTs used for ROs can crash an FPGA [GOT17], the covert communication should be able to work with less LUT utilization. We also verified that no timing errors occurred in legitimate circuits by performing experiments on an adder circuitry, similar to the one shown in [KGT18]. We experimentally decided on using 2504 ROs for the PYNQ-Z1 platform, corresponding to 4.7% of its total available LUTs configured as ROs. For the KC705 platform we respectively chose 5000 or 10,000 ROs depending on the experiment, which is equal to 2.5% and 4.9% of its total available LUTs. In both platforms this is much less in percentage of the total logic cells, when considering other primitives available in the FPGA. To be able to activate just a part of the ROs, we separate them into 8 groups. We expect that when more ROs are used, higher voltage spikes can be generated, that are easier to discern on the receiver side, increasing robustness and potentially speed. On the other hand, we will also test synchronous oscillating elements, which would escape security checks more easily.
4.3 Minimum Time between Bits

We initially decided on a minimum amount of waiting time from bit to bit using experiments on the Pynq-Z1 at 125 MHz. Nevertheless, the same amount of clock cycles instead of real time was used for the 200 MHz operating frequency for some experiments on the KC705, which was still successful. We think that with more ROs, the time for this recovery could also increase, and thus again reduce the possible communication speed.

In order to acquire all these necessary parameters, the intuitive approach is to first check the response on the PDN when all of the ROs are toggled on or off at the same time, and observe the results on the TDC. We show the results of this basic evaluation in a screenshot from the Xilinx Integrated Logic Analyzer (ILA) Debug Core, in Fig. 3. In these results, we already use 2504 ROs on the Pynq-Z1 and have settled on the floorplan as shown in Figure 6. The activation signal $active\_part\_reg[7:0]$ indicates when all the ROs get activated or deactivated. In this case all 8 groups of ROs are toggled simultaneously. Shortly after activating all the ROs, a negative voltage spike appears, while a positive spike appears after all ROs get deactivated. We can see that the typical time after the effect from the ROs has worn off is about 80 ns, i.e. 10 clock cycles. We consider that we need about twice this time per bit in order to allow gradually enabling or disabling the ROs from bit to bit. That would lead to a data rate of up to 6 MBit/s, but if some margin is added, 5 MBit/s.

5 Results

The line coding we used and present in Fig. 4 already proves the basic function of our covert channel. By the duration of the 8-bit that are transmitted in the example of the experimental setup, a fast transmission rate of about 5 MBit/s is experimentally confirmed. In the detailed results presented in this section, we evaluate this covert channel with respect to potential noise sources, transmission modes, and other boards or platforms. Furthermore, we show an increase in transmission speed up to 8 MBit/s when using the gradient-based demodulation.

5.1 Basic Results on Pynq-Z1 with Threshold-based Demodulation

As a baseline we provide the results when 100,000 words are transmitted in a system where only debug logic and receiver and transmitter are implemented, i.e. as shown in Figure 6 (a). We vary the wordsize between 8-bit, 16-bit and 32-bit, after which a re-synchronization happens, i.e. first time frame is estimated from spike to spike. On the receiver side, we evaluate two cases, for either having the default fallback for undetected voltage spikes set to ‘0’ or set to ‘1’. A summary of these results is shown in Fig. 8. The results show that typically no errors happen for 8-bit transmissions, while longer messages with 16- or 32-bit have a small BER at least below $40 \times 10^{-6}$.

To find the reason of different BER depending on the default fallback bit, we look into the errors per each bit of 32-bit dataword transmissions. Fig. 9 compares the results per bit in the word, from transmissions with ‘0’ or ‘1’ as the default fallback. For ‘0’ as the default, only one incorrect transmitted word occurs out of 100,000. This dataword though, has 18 erroneous bits. As the plot shows, the errors happen nearly everywhere and not in a specific pattern. That means that the basic synchronization did fail to recognize that specific word, and can be considered as an outlier case. On the other hand, when ‘1’ is the default, 101 transmitted words were erroneous with a total of 103 erroneous bits. Hence, overall most transmission errors happen with ‘1’-bits, i.e. positive voltage spikes. Fig. 9 also shows that most of the errors happen towards the last half of the transmitted word, suggesting that on longer words, the transmitter and receiver can get out of synchronization. Nevertheless, a very low overall error rate can be achieved for a
5.2 Threshold-based, Error Rate with Noise Sources on Pynq-Z1

The robustness of the covert channel is also tested against more realistic conditions, in which other circuits operate on the FPGA and cause voltage noise to mimic the effect of switching noise coming from other tenants on the FPGA. The transmission was tested in the presence of running s1494 and s13207 instances of the ISCAS’95 benchmark suite mapped into the FPGA. We specifically found s13207 to be well-suited when trying to reach the maximum FPGA utilization, since it has a relatively high register utilization over its logic utilization. The designs were clocked with the same 125 MHz clock and reset properly. The inputs of these circuits were fed with random data, generated from Linear Feedback Shift Registers (LFSRs) inside the system. The circuit outputs are connected to registers with a 'keep' property, to not allow their removal. In the most extreme case, 60 instances of s13207 are instantiated and integrated together with the covert channel circuits,
resulting in an FPGA project that uses 92% of existing LUTs and 56% of the flip-flops, leading to 99.8% slice utilization. The floorplan of that design is shown in Figure 6 (b), and the used resources are listed in Table 1.

For these experiments we used another instance of the Pynq-Z1 board, noted as #2 in the respective figure captions. Since this board can be physically different, it proves that our approach can adapt to it without changing of parameters. Because there can still be differences between the two boards, we repeated all experiments necessary for the comparisons we show in this section. In these experiments we exclusively used 32-bit transmissions with ‘0’ as the default bit.

For a single s1494 or s13207 there are only moderate resource requirements in the FPGA (cf. Table 1), leading to an increase in error rate of about 6×. With the increased noise source of 60× s13207 that leads to a 99.8% slice utilization, as reported in Table 1, the BER was increased by about 40×. As previously observed, the bit errors also occur towards the end of a transmitted word, and mostly 1-bit errors occurred, which can still be managed using the widely used Single Error Correction Double Error Detection (SECDED) coding. We show an overview of the errors depending on the circuit noise source in Figure 10, and depending on where in the transmission they occur in Figure 11.

Figure 10: Pynq-Z1 instance #2, 125 MHz and threshold-based decoding. Bit error ratio of 100,000 32-bit word transmissions. Comparison between the first experimental setup and designs with additional modules as a source of voltage noise in the system.

Figure 11: Pynq-Z1 instance #2, 125 MHz and threshold-based decoding. Distribution of bit error ratio across bits of 100,000 32-bit transmissions, comparing the influence from different circuits as noise source. Typically errors happen towards the later bits.
5.3 Injecting Voltage Drop with a Synchronous Design and Threshold-based Demodulation on Pynq-Z1

The shown covert channel so far can be prevented using bitstream checking for combinational loops as discussed in related work [SSN+19, KGT19], thus we also performed a basic experiment with another design. For that we replaced the LUT+LD based ROs with a synchronous LUT+FD design, with the flip-flop (FD) clocked at 600 MHz or 800 MHz from an internal FPGA clock generated from the 125 MHz system clock.

When using the same resources as used for 2504 ROs before, these new synchronous elements did produce voltage fluctuations visible in the receiver, however not large enough to reach the previously set thresholds. We therefore increased the amount to 4800 LUT+FD elements, and set the lower and upper thresholds to -7 or +4 of the idle sensor value, instead of -8 and +4. With that design, the communication works again. With the FD frequency at 600 MHz, the BER increased from around $10^{-6}$ to 0.169 (16.9%), while increasing the FD frequency to 800 MHz, the BER dropped again to 0.0576 (5.7%). More fine-tuning can improve the quality of the covert channel and reduce the BER. We can conclude that checking for asynchronous parts of a design [SSN+19, KGT19] is not enough to thwart the shown covert channel attacks, but it can increase the effort needed for an attack.

5.4 Threshold-based Demodulation on KC705

Here we test the KC705 with the same threshold-based demodulation as in the Pynq-Z1. We keep the same percentage of resources used for ROs as in the Pynq-Z1 and also use a 125 MHz operating frequency. In the Kintex-7 of the KC705, a clock generator has to be used to convert the given differential 200 MHz clock to 125 MHz. Since the FPGA on the KC705 has about $4 \times$ the resources of the Pynq-Z1, we increase the ROs from 2504 to 10,000, resulting in similar resource use for the transmitter of $\approx 5\%$ LUTs and $\approx 2.5\%$ Registers (cf. Table 1 with Table 2). Like this, the threshold-based approach performs very poorly on the KC705 board, leading to an error rate of $\approx 50\%$ when the default bit is set to ‘0’. When we switch to a default bit of ‘1’ we still get an almost as high error rate of 48%, because almost every bit is detected as ‘0’.

The reason for this poor performance can be seen when looking at a recorded voltage waveform in Figure 12. After the first activation of ROs, the voltage drops really fast, and does never recover back to the idle value during the transmission. Thus, only negative voltage spikes can be decoded, with a lack of proper synchronization from the idle signal. One alternative would be to switch to a bipolar coding using spikes and idle times, while

![Figure 12: Measurement inside the FPGA on the KC705 board, recorded with Xilinx ILA. It shows that the tdc_s[5:0] signal does almost never reach above the idle value (before time), thus making it infeasible to encode a binary ‘1’ in a simple high-value above a threshold. Previously this was possible on the Pynq-Z1 board as shown in Figure 4.](image-url)
Figure 13: KC705 at 200 MHz with gradient-based decoding, 2.5% ROs. Distribution of bit error ratio across bits of 100,000 32-bit transmissions, comparing the influence from an almost fully utilized FPGA versus no additional noise source. There are zero errors without noise source, and not more than $10^5 \cdot 10^{-6}$, depending on the bit position.

Figure 14: KC705 at 200 MHz with gradient-based decoding, 2.5% ROs. Bit error ratio of 100,000 32-bit word transmissions. Comparison between the standard experimental setup and designs with additional modules as a source of voltage noise in the system.

relying on synchronized timing. However, we did not evaluate this, since a better solution is the gradient-based demodulation.

5.5 Gradient-based Demodulation on KC705 with and without Noise

Since threshold-based demodulation has some drawbacks, we apply the gradient-based demodulation. Because of extremely low BER, we can even reduce the amount of ROs to the half of just 5000, requiring only 2.5% of LUTs and 1.9% of Registers. All data for the gradient-based demodulation is recorded for this amount of ROs. We reach zero errors for 100,000 32-bit word transmissions if no additional noise circuits are added to the system. To further test the robustness of the gradient-based demodulation, we similarly add circuits as noise sources as we did for the Pynq-Z1 platform before (cf. Section 5.2). To reach an almost maximum utilization in the Kintex-7 XC7K325T, we insert $240 \times s13207$ instances of s13207 and respective LFSR-based PRNGs. The floorplan of that design is shown in Figure 7 (b), and the used resources are listed in Table 2. We verified that the circuits are in fact running, which is also seen by the error rate, as shown in Figure 14. We also show the errors depending on the bit inside the word in Figure 13.
6 Discussion and Countermeasures

6.1 Capabilities of the Channel
The shown covert channel can provide a very fast communication up to 8 MBit/s, only by using the shared PDN of the FPGA chip, reaching from one to the other end of the die. That is achieved with a relatively low area usage of less than 3 or 5%, and power consumption of 20 mW. Furthermore, even without applying error correction, the communication channel is relatively error-free, even when the full FPGA is utilized by other tenants or modules. This can be explained because normal circuits usually do not have massive changes in toggling (i.e. switching activity), and thus barely influence the on-chip voltage level, allowing the covert channel transmission to work as before. We think with more ROs, more clear voltage spikes can be produced, slightly increasing the needed area and power consumption. On the other hand, increased voltage spikes also require more time to wear off in the PDN and thus lead to slightly lower data rates. The absolute limit of this covert channel can still be explored in future work, and is very probably device specific as well, as one related work on fault injection suggests [KGT18]. We have also seen some tendencies of device aging having an impact on these results, which will be explored in future work.

In its current form, this covert channel can become a dangerous building block if maliciously integrated into 3rd party libraries or accelerators, or used as a Hardware Trojan.

6.2 Countermeasures
Countermeasures to prevent this electrical covert channel could be either established at the side of the victim, or on system level:

- The system supervisor can check IP cores or entire bitstreams, before they are loaded to the FPGA, to detect the design elements that can potentially be used as transmitter (ROs) and receiver (TDCs). This approach was suggested against side-channel attacks in [KGT19] However, some stealthier malicious constructs, such as advanced ROs, are much harder to detect with such checking schemes [SSN+19]. We have also explored the use of more complex synchronous ROs for the transmitter part.

- The victim side could employ power equalization countermeasures as used in hiding-schemes against side-channel attacks [KGS+19]. However, to protect against side-channel analysis, the circuit that should be protected is usually known, while for covert channels a hidden transmitter would need to be equalized, which is generally more challenging.

Further investigation and research are required to evaluate these or other possibilities for countermeasures against this covert channel, which is in our future research direction.

7 Conclusion
FPGAs are increasingly adopted as accelerators in Systems-on-Chip (SoCs) or Cloud-based systems, such that multiple user contexts exist in a single chip that contains FPGA fabric. Existing side-channel attacks have shown that this can bring new security issues. In this work, we show a related security issue in which logically separated but untrusted third party IP cores or user accelerators can establish a covert communication channel. Especially at the high data rate and reliability that we have shown, such unwanted communication channels can facilitate various attacks, such as exfiltrating information from a third party
module infected with the transmitter module of the shown covert channel communication. Effective countermeasures for such attacks yet need to be explored, but could be similar to those that are being developed for FPGA-internal voltage-based side-channel attacks.

References


[Xil16] Xilinx. 7 Series FPGAs Configurable Logic Block - User Guide (v1.8), September 2016.


