Beetle Family of Lightweight and Secure
Authenticated Encryption Ciphers

Avik Chakraborti\textsuperscript{1}, Nilanjan Datta\textsuperscript{2}, Mridul Nandi\textsuperscript{3} and Kan Yasuda\textsuperscript{1}

\textsuperscript{1} NTT Secure Platform Laboratories, Japan, \{lastname.firstname\}@lab.ntt.co.jp
\textsuperscript{2} Indian Institute of Technology, Kharagpur, nilanjan_isi_jrf@yahoo.com
\textsuperscript{3} Indian Statistical Institute, Kolkata, mridul.nandi@gmail.com

Abstract

This paper presents a lightweight, sponge-based authenticated encryption (AE) family called Beetle. When instantiated with the PHOTON permutation from CRYPTO 2011, Beetle achieves the smallest footprint - consuming only a few more than 600 LUTs on FPGA while maintaining 64-bit security. This figure is significantly smaller than all known lightweight AE candidates which consume more than 1,000 LUTs, including the latest COFB-AES from CHES 2017. In order to realize such small hardware implementation, we equip Beetle with an “extremely tight” bound of security. The trick is to use combined feedback to create a difference between the cipher text block and the rate part of the next feedback (in traditional sponge these two values are the same). Then we are able to show that Beetle is provably secure up to \( \min\{c - \log r, b/2, r\} \) bits, where \( b \) is the permutation size and \( r \) and \( c \) are parameters called rate and capacity, respectively. The tight security bound allows us to select the smallest security parameters, which in turn result in the smallest footprint.

Keywords: Beetle, sponge, PHOTON, authenticated encryption, lightweight, permutation.

1 Introduction

Due to the recent rise in communication networks operated on small devices, authenticated encryption (AE) is expected to play a key role in securing these networks, providing both confidentiality and authenticity via symmetric-key cryptographic primitives. In light of CAESAR competition \cite{3} for AE and NIST’s lightweight cryptography project \cite{27}, people recognize the apparent lack of AE standards suitable for the whole spectrum of lightweight applications. As a result, several lightweight AE proposals have emerged. These include: ASCON \cite{19}, CLOC/SILC \cite{22,23}, Gibbon/Hanuman \cite{6}, JAMBU \cite{32} and Ketje \cite{15} from the CAESAR competition, as well as the recently developed COFB \cite{17,18}.

1.1 Block-Cipher-Based vs. Sponge-Based Constructions

We can classify the above AE proposals into two groups based on their designs. The first group: CLOC/SILC, JAMBU and COFB, follow a rather classical style of iterating a block cipher. The second group: ASCON, Gibbon/Hanuman and Ketje, are based on the sponge construction introduced by Bertoni et al. in 2007 \cite{9}.

The sponge construction, now standardized as the SHA-3 hash function, consists of a sequential application of a permutation \( f \) on a state of \( b \) bits. This state is partitioned into an \( r \)-bit rate (or outer part) and a \( c \)-bit capacity (or inner part), where \( b = r + c \). In the absorption phase, message blocks of size \( r \) bits are absorbed by the outer part and the
state is transformed using \( f \), while in the squeezing phase, digests are extracted from the outer part \( r \) bits at a time.

One of the advantages of the sponge-based design is that they can build lightweight hash functions. Indeed, since the introduction of the design, a number of lightweight hash algorithms have been proposed, including Spongent [16], Quark [7] and Photon [20]. Mainly due to the smaller size of the total state values, the footprint of these algorithms is generally smaller than classical Merkle-Damgård hash functions, which iterate a compression function (rather than a permutation), and these compression functions essentially employ the design of block ciphers.

Alongside being used as a ‘simple’ hash function (such as SHA-3 standard Keccak [29, 12]), the keyed variants of sponge mode have become very popular modes of operation for a permutation to build a wide spectrum of symmetric-key primitives like message authentication codes [13], pseudorandom functions, Extendable-Output Functions (“XOFs”) [29] and authenticated encryption (AE) modes [10, 11]. The keyed Sponge principle also got adopted in Spritz, a new RC4-like stream cipher [31], and in 10 out of 57 submissions to the currently running CAESAR [3] competition on authenticated encryption.

Of these AE proposals, unexpectedly, one of the smallest is the COFB, which is block-cipher-based. This does not seem to be consistent with what we have learned from the designs of hash functions; we should be able to build more lightweight schemes with the sponge construction than with block ciphers. Where is this gap coming from? This work answers this question by demonstrating that actually, also for AE, one can build smaller schemes with the sponge construction.

1.2 Existing Security Bounds of Sponge-based AE

Encryption via the Sponge is typically done via the Duplex construction [11], a stateful construction consisting of an initialization interface and a duplexing interface. The initialization interface can be called to initialize an all-zero state; the duplexing interface absorbs a message of size \( < r \) bits and squeezes \( \leq r \) bits of the outer part. The security of the Duplex traces back to the indifferentiability of the classical Sponge, yielding a \( O(2^{c/2}) \) security bound. Bertoni et al. [11] showed that the Duplex, in turn, allows for authenticated encryption in the form of SpongeWrap. This mode is, de facto, the basis of the majority of Sponge-based submissions to the CAESAR competition. Jovanovic et al. [24] claimed that Sponge-based constructions for authenticated encryption can achieve the significantly higher bound of \( \min\{2^{b/2}, 2^c, 2^k\} \) asymptotically, with \( b > c \) the permutation size.

1.2.1 Limitations of Jovanovic et al’s Result

In the above mentioned result, for the integrity security the authors have assumed that the number of forgery blocks is limited. To be more specific, total number of forgery attempted blocks \( \sigma_v \) is restricted to satisfy the following:

\[
g_p + \sigma_e + \sigma_v \leq 2^f/\sigma_v,
\]

where \( \sigma_e \) is the total number of encryption query blocks and \( g_p \) is the number of permutation queries. The above equation clearly suggest that the number of decryption blocks should be at most \( 2^{c/2} \).

But, in the real life applications, it is more likely that the adversary would make a large number of decryption queries to mount the integrity (or forging) attack, and hence the overall bound should be given in terms decryption queries along with the total number of encryption and permutation queries. Considering the decryption queries, their result achieves \( \min\{2^{b/2}, 2^k\} \) integrity security.
1.3 Our Contributions

In this paper, we present an efficient sponge based authenticated encryption mode called Beetle that provides $\min\{c - \log r, b/2, r\}$ bits of security without any restrictions on decryption queries.

1. Combining a Feedback Function with Sponge. In traditional sponge based modes, the plain text is XORed with the rate part of the permutation output to get the cipher text, and the same value is used as the rate part of the next feedback (i.e. input to the subsequent permutation). However, in Beetle construction, a Combined Feedback is used to create a difference between the cipher text block and the rate part of the next feedback (in traditional sponge these two values are the same). With this simple tweak, we have shown that the mode achieves improved security without any additional storage.

2. PHOTON Instantiation and Hardware Implementation. We present our hardware implementation results for our recommended instantiations, mainly targeting two environments: one for the lightweight applications, other to achieve high security. Our implementation results depicts that (i) the lightweight version has excellent performance and it achieves the smallest footprint among all known lightweight candidates, (ii) the highly-secure version provides good security and most lightweight among other existing constructions achieving about 121 bits of security.

1.4 Design Rationale behind Our Construction

1.4.1 Sponge-Based

Design of sponge based AE schemes have drawn lots of attention in the recent years. They adopt the design rational of sponge functions more precisely duplex sponge functions. SpongeWrap [11] is a primitive of this type. Several constructions following this type exist in the literature. In this work, we take the approach of designing a sponge based AE scheme that achieves the above security level with a minimized hardware area. We observed that, if we adopt a simple combined feedback (described in [18]) during data absorption and release phase, we can achieve the desired security bound without any additional overhead as compared to the traditional duplex sponge mode. Moreover, this result is significant as we can minimize the hardware area by adopting a low state permutation but with a standard security bound of 64-bit (this is a standard bound in lightweight crypto). However, if we adopt a permutation with a larger state size, still we can get a better hardware area than the existing schemes (with comparable security bound) as the design has a negligible overhead from the traditional sponge design.

1.4.2 Combined Feedback

Chakraborti et. al. in [18] used combined feedback to design a lightweight block cipher based AE scheme COFB. However, this design needs to maintain an additional secret state for masking. We have observed that, we can remove this extra state by adopting a sponge mode where the full state is not exposed through the ciphertext and the message block (only the rate part is exposed). Moreover, this combined feedback helps us to avoid any other additional operations but only to follow the traditional sponge mode.

1.4.3 Choosing PHOTON

Finally, we show that if we use a very lightweight permutation like PHOTON [20, 21] then to the best of our knowledge, we can achieve an AE scheme with the lowest hardware footprint. The benchmark in Sect 4 proves our statement. The benchmark also shows that
even if we adopt a larger state permutation, still we have better hardware area with a high security bound than the existing schemes.

## 2 Preliminaries

In this section we build up all the notations and recall basic security definitions for authenticated encryption. We also recall some important basic results on the security of authenticated encryption.

### 2.1 Notation

Fix three positive integer $b$, $r$ and $c$ to represent state size, rate and capacity of a sponge construction. By definition, $b = r + c$.

We denote a block by an element of $\{0,1\}^*$ (i.e., a block is an $r$-bit string). For any $X \in \{0,1\}^*$, where $\{0,1\}^*$ is the set of all finite bit strings (including $\lambda$, the empty string), we denote the number of bits of $X$ by $|X|$. Note that $|\lambda| = 0$. For two bit strings $X$ and $Y$, $X || Y$ denotes the concatenation of $X$ and $Y$. A bit string $X$ is called a complete (or incomplete) block if $|X| = r$ (or $|X| < r$ respectively). We write the set of all complete (or incomplete) blocks as $B$ (or $B^<\}$ respectively). Let $B^* = B^c \cup B$ denote the set of all blocks. For $B \in B^*$, we define $B$ using $10^\ast$ padding with $B$, to make it complete. Given $Z \in \{0,1\}^*$, we define the parsing of $Z$ into $r$-bit blocks as $(Z[1], Z[2], \ldots, Z[z]) \leftarrow Z$, where $z = \lceil|Z|/r\rceil$, $|Z[i]| = r$ for all $i < z$ and $1 \leq |Z[z]| \leq r$ such that $Z = (Z[1] || Z[2] || \cdots || Z[z])$. If $Z = \lambda$, we let $z = 1$ and $Z[1] = \lambda$. We write $\|Z\| = z$ (number of blocks present in $Z$). We similarly write $(Z[1], Z[2], \ldots, Z[z]) \leftarrow Z$ to denote the parsing of the bit string $Z$ into $r$ bit strings $Z[1], Z[2], \ldots, Z[z-1]$ and $1 \leq |Z[z]| < r$. Given any sequence $Z = (Z[1], \ldots, Z[s])$ and $1 \leq a \leq b \leq s$, we represent the sub sequence $(Z[a], \ldots, Z[b])$ by $Z[a..b]$. Similarly, for integers $a \leq b$, we write $[a..b]$ for the set $\{a, a+1, \ldots, b\}$.

For two bit strings $X$ and $Y$ with $|X| \geq |Y|$, we define the extended xor-operation as $X \oplus Y = (X_{i_1} \oplus Y_{i_1}, \ldots, X_{i_m} \oplus Y_{i_m})$ where $\gamma = (\gamma[1], \ldots, \gamma[s])$ is a tuple of equal-length strings. We define $\text{mcoll}(\gamma) = m$ if there exist distinct $i_1, \ldots, i_m \in [1..s]$ such that $\gamma[i_1] = \cdots = \gamma[i_m]$ and $m$ is the maximum of such integer. We call $\{i_1, \ldots, i_m\}$ to be an $m$-multi-collision set for $\gamma$.

### 2.2 Security Model

In this section we provide the security definitions for authenticated encryption in ideal permutation model.

An authenticated encryption (AE) is an integrated scheme that provides both privacy of a plaintext $M \in \{0,1\}^*$ and authenticity of $M$ as well as associate data $A \in \{0,1\}^*$. Taking a nonce $N$ (which is a value never repeats at encryption) together with associated date $A$ and plaintext $M$, the encryption function of AE, $E_K$, produces a tagged-ciphertext $(C, T)$ where $|C| = |M|$ and $|T| = t$. Typically, $t$ is a fixed length. The corresponding decryption function, $D_K$, takes $(N, A, C, T)$ and returns a decrypted plaintext $M$ when the verification on $(N, A, C, T)$ is successful, otherwise returns the atomic error symbol denoted by $\bot$. **Unified Security Notion for AE in Random Permutation Model.** Let $f$ be the underlying idealized permutation of an AE scheme $E$. We define the advantage of an adversary $A$ in breaking the AE-security of $E$ under ideal permutation model as follows:

$$\text{Adv}^E_{\Sigma}(A) := \Pr[A^{f, E_K, D_K} = 1] - \Pr[A^{f, \Sigma, \bot} = 1],$$
where the probabilities are taken over the random choices of \( f, S, K \), and the random choices of \( A \), if any. The fact that the adversary has access to both the forward and inverse permutations in \( f \) is denoted by \( f^\pm \). We assume that adversary \( A \) is nonce-respecting, which means that it never makes two queries to \( E_K \) or \( S \) with the same nonce. By \( \text{Adv}_{\text{SP}}^{\text{AE}}(q_e, q_f, q_v, \sigma_e, \sigma_v) \) we denote the maximum advantage taken over all adversaries that makes at most \( q_e \) encryption queries with a total length of at most \( \sigma_e \), at most \( q_f \) queries to \( f^\pm \) and at most \( q_v \) decryption queries with a total length of at most \( \sigma_v \).

2.3 Coefficients-H Technique

In this section we give a quick high-level outline of coefficients H technique due to Patarin [30]. We will use this technique (without giving a proof) to prove our main theorem. Consider two oracles \( O_0 \) (the ideal oracle) and \( O_1 \) (the real oracle). Let \( T \) denote the set of all possible transcripts an adversary can obtain. For any view \( \tau \in T \), we will denote the probability to realize the view as \( \text{ip}_{\text{real}}(\tau) \) (or \( \text{ip}_{\text{ideal}}(\tau) \)) when it is interacting with the real (or ideal respectively) oracle. We call these interpolation probabilities. w.o.l.g., we assume that adversary is deterministic. Hence, the interpolation probabilities are the properties of the oracles only. As we deal with stateless oracles, these probabilities are independent of the order of query responses in the view.

**Theorem 1.** Suppose for a set \( T_{\text{good}} \subseteq T \) of views (called the good views) the following hold:

1. For any adversary \( A \) playing against \( O_0 \) (the ideal), the probability of getting a view in \( T_{\text{good}} \) is at least \( 1 - \epsilon_1 \). We may denote the set \( T \setminus T_{\text{good}} \) by \( T_{\text{bad}} \). Hence, the probability of getting a view in \( T_{\text{bad}} \) is at most \( \epsilon_{\text{bad}} \).

2. For any view \( \tau \in T_{\text{good}} \), we have

\[
\text{ip}_{\text{real}}(\tau) \geq (1 - \epsilon_{\text{ratio}}) \cdot \text{ip}_{\text{ideal}}(\tau)
\]

For an oracle \( O_1 \) satisfying (1) and (2) above, for any adversary \( A \), we have \( \text{Adv}_{\text{SP}}^{\text{prf}}(A) \leq \epsilon_{\text{bad}} + \epsilon_{\text{ratio}} \).

3 Specification of Beetle

In this section, we provide a formal specification of Beetle family, a variant of traditional duplex sponge. Similar to the original construction, we use a \( b \)-bit permutation \( f \) with rate \( r \) and capacity \( c = b - r \). First we specify all the basic building blocks and parameters used in our construction, and then provide the formal algorithm along with a pictorial description.

3.1 External Parameters and Recommended Parameter Sets

The rate \( r \) and capacity \( c \) is taken as the external parameter. Recall that, these two explicitly determine the state size i.e. \( b = r + c \). Depending on the application, we suggest the following recommended parameter sets:

- **Beetle[Light+]** (for lightweight applications): This instantiation mainly focuses on lightweight applications. Here, we recommend to use the permutation \( P_{144} \) with the parameter set \( (r = 64, c = 80) \).

- **Beetle[Secure+]** (for highly secure applications): This is a highly secure instantiation of Beetle. Here, we recommend to use the permutation \( P_{256} \) (described in [20, 21]) with the parameter set \( (r = 128, c = 128) \).
3.2 Mathematical Components

3.2.1 Feedback Function $\rho$

Let $W \in \{0,1\}^r$ and $(W[1], W[2]) \leftarrow W$, where $W[i] \in \{0,1\}^{r/2}$. We define $\text{shuffle} : B \rightarrow B$ as $\text{shuffle}(W) = (W[2], W[2] \oplus W[1])$. For $I_1 \in B$ and $I_2 \in B$, we define the feedback function $\rho : B \times B \rightarrow B \times B$ as follows:

$$\rho(I_1, I_2) = (O_1, O_2), \quad \text{where } O_1 = \text{shuffle}(I_1) \oplus I_2, \quad O_2 = I_1 \oplus I_2.$$ 

The corresponding inverse feedback function $\rho' : B \times B \rightarrow B \times B$ is defined as

$$\rho'(I_1, O_2) = (O_1, I_2), \quad \text{where } O_1 = \text{shuffle}(I_1) \oplus I_1 \oplus O_2, \quad I_2 = I_1 \oplus O_2.$$ 

Note that, here we need the following requirements on the function $\text{shuffle}$:

- The mapping $I \rightarrow \text{shuffle}(I)$ is bijective.
- The mapping $I \rightarrow \text{shuffle}(I) \oplus I$ is also bijective.

It is easy to see that our choice of $\text{shuffle}$ satisfies both the requirements.

![Beetle Construction](image)

**Figure 1:** Beetle Construction with $a = 3$ associated data blocks and $m = 4$ message blocks. The value $\text{Const}_A$ and $\text{Const}_M$ is used to denote whether last associated data block and message block is complete or not.

3.2.2 PHOTON Permutation

PHOTON is a permutation on $b$ bits where $b$ can be written as $b = d^2.s$. The internal state of PHOTON is represented as a $(d \times d)$ matrix whose each cell element is of $s$ bits long. The permutation is composed of 12 rounds, each round containing four layers:

- AddConstants (AC). This function applies round-dependent constants to each cell of the first column.
- SBox (SBox). This function applies the $s$-bit Sbox to every cell of the internal state. For $s = 4$, Present SBox and $s = 8$, AES SBox are used.
• ShiftRows (SR): This function simply rotates each cell located at row \(i\) by \(i\) positions to the left.

• MixColumns (MC): This function updates linearly all columns independently using a light non MDS matrix \(M\) serially (\(d\) times) such that \(M^d\) is an MDS matrix. This provides maximal diffusion and also makes the circuit efficient for hardware implementation.

Complete details of PHOTON can be found in [21, 20]. In this work, we use two versions of PHOTON permutations on 144 bits and 256 bits which are denoted as \(P_{144}\) and \(P_{256}\) respectively. The parameters for these two versions are \((s = 4, d = 6)\) and \((s = 4, d = 8)\) respectively.

### 3.3 Formal Specification of Beetle

Formal specification of Beetle is presented in Fig. 2. The algorithm takes an \(r\)-bit nonce \(N\) and a master key \(b\)-bit \(K\). The master key is \(K = K_1||K_2\), where \(|K_1| = r\) and \(|K_2| = c\). \(N\) and \(K\) are first loaded into the initial state as \((N \oplus K_1)||K_2\). The state is then processed using \(f\) and next the encryption algorithm takes non-empty \(A\) and non-empty \(M\), and outputs \(C\) and \(T\) such that \(|C| = |M|\) and \(|T| = r\). The decryption algorithm takes \((N, A, C, T)\) with \(|A|, |C| \neq 0\) and outputs \(M\) or \(\perp\).

The hash module is a variant of traditional sponge mode with an API suitable for using it in an authenticated encryption mode. It takes \(IV\) to initialize the state and data \(D\). The other input parameters such as \(\ell\) is used to initialize the counter for the internal state variables, \(const\) is used for domain separation for the associated data process and the message process, \(release\) is an indicator to output ciphertext/ message blocks along with the state value from hash and \(enc\) is used to denote whether we are invoking hash inside the encryption or decryption module. For associated data processing, we set \(release = 0\) to denote that it is not releasing any output block, it only updates the state.

### 3.4 Security of Beetle

Here we state the main security theorem for Beetle:

**Theorem 2 (Main Theorem).**

\[
\text{Adv}^{\text{AE}}_{\text{Beetle}}(q_e, q_p, q_v, \sigma_e, \sigma_v, \ell) \leq \frac{2(\sigma_e + q_p)\sigma_v}{2^k} + \left(\frac{\sigma_e + q_p}{2^{(r-1)}} + \frac{q_v}{2^r}\right)^r + \frac{r\sigma_e}{2^r} + \frac{q_v}{2^r}.
\]

Based on the above theorem, Beetle[Light+] achieves 64-bit AE security and Beetle[Secure+] achieves 121-bit AE security. The proof of the above theorem is detailed in Sect. 5.

### 3.5 Features

The sponge based mode described above aims to achieve high security bound. This in turn makes the mode lightweight by minimizing the state size. We follow the approach of boosting the security by using a combined feedback technique over the traditional duplex sponge. The AE security level increases from \(c/2\) to \(c - \log r\). This in turns helps us to construct a scheme with the same security level but with a reduced state size. For example, Beetle[Secure+] achieves almost 128-bit security (121-bit security) with only a 256-bit state and \(c = 128\). Beetle is a lightweight design (with small overheads from the tradition duplex sponge) that boosts the security without any restriction. Here we present a comparative study on the state size and security trade-off in Table 1.
**Figure 2:** The encryption and decryption algorithms of Beetle. Here $\forall i, |X[i]| = |Y[i]| = |O[i]| = r$ and $|Z[i]| = c$.
Beetle also enjoys flexibility. It is easy to fit any permutation into this structure. This depicts that, when used with lighter permutations, it consumes lower hardware footprints. We can also play with \( r \) and \( c \) to make a proper trade off between the data absorption and the security level.

Table 1: Comparative Study on the State size and Security Trade-off: for all the constructions, we have assumed that \( n/2 \) bits message is processed per primitive call. Here SpongeAE refers to the AE mode using traditional duplex sponge mode.

<table>
<thead>
<tr>
<th>Design</th>
<th>State size</th>
<th>Security</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beetle</td>
<td>( n )</td>
<td>( n/2 - \log n/4 )</td>
</tr>
<tr>
<td>COFB</td>
<td>((1.5n + k)/2)</td>
<td>( n/4 - \log n/2 )</td>
</tr>
<tr>
<td>SpongeAE</td>
<td>( n )</td>
<td>( n/4 )</td>
</tr>
</tbody>
</table>

We would like to point out that, we have concentrated only on the round-based implementation with \( n \)-bit data path and that essentially ensures that the state size to be \( n \). However, we agree that a real serialized implementation could make it area efficient, but state size would grow up close to \( 1.5n \) (\( b + r \) in general). In addition, as far we know, in principle we need \( n \) bits for state and \( n/2 \) bits for message buffer. However if we process message in one clock cycle we don’t need to store the message buffer to an internal state. Note that this argument holds for duplex sponge, not imposed by the addition of feedback.

4 Hardware Implementation of Beetle

4.1 Overview

Beetle primarily aims to be implemented in small hardware devices. In several applications, the hardware resource for implementation plays an important role and the implementation memory dominates in the total hardware resource and parallelization of the internal modules for scalability are not needed. For this purpose, a small state size and completely serial implementation is more desirable.

From implementation perspective, Beetle has a simple structure since it consists of a permutation and a few basic operations (such as bitwise XORs with simple combined feedback computations). Beetle uses a small sized state (only the permutation state) and the implementation area of Beetle is largely dominated by the underlying permutation.

In this paper, we only describe hardware architecture of Beetle[Light+]. Hardware architecture for Beetle[Secure+] is similar (only differences are the bit lengths of the variables) and can be easily followed. We provide our hardware implementation results on both Virtex 6 and Virtex 7 under Xilinx 13.4.

We first provide a brief analysis on the clock cycles required to process the input bytes. This is a conventional way to estimate the speed. Beetle[Light+] gets an \( a \)-block associated data and an \( m \)-block message and needs \( 13(a + m) + 12 \) cycles (13 for each of the data blocks and 12 for the first permutation call for initialization). Note that, when the data (associated data or message) is empty, the algorithm processes one 0 block and it takes \( 25 = 13 + 12 \) clock cycles. Table 2 shows the number of average cycles per input message bytes, which we call cycles per byte (cpb), assuming the associated data has the same length as message (i.e, \( a = m \)) and rate is 64 bits or 8 bytes. That is, the cpb is \((13 \cdot 2m + 12)/8m = 3.25 + 1.5/m\). Clearly, when \( m \) is large then cpb converges to 3.25.

4.2 Hardware Architecture

We implement both instantiations and report the results. They are base implementations without any pipe lining. We mainly focus on the encryption only as the combined
Table 2: Clock cycles per message byte for Beetle[Light+] with \( r = 64 \).

<table>
<thead>
<tr>
<th>Message length (Bytes)</th>
<th>8</th>
<th>16</th>
<th>24</th>
<th>32</th>
<th>64</th>
<th>128</th>
<th>256</th>
<th>512</th>
<th>1024</th>
<th>2048</th>
<th>16384</th>
</tr>
</thead>
</table>

Figure 3: Hardware circuit diagram for Beetle[Light+]

The encryption-decryption circuit has very small overhead in hardware area. This is mainly due to the fact that the decryption algorithm does not need inverse permutation routine.

We use the same hardware for both the associated data and message processing phase as they have similar computations. Only a single bit switch for the two types of input data is required to distinguish. The main modules of the architecture are described below. We also describe the finite state machine (FSM) that controls the circuit flow by setting up and updating internal signals and sending them to the internal modules. The FSM has a simple flow structure. The overall hardware architecture for the lighter version is described in Fig. 3. The description of the architecture is based on Beetle[Light+] only.

1. **State Register.** The architecture for Beetle[Light+] contains only one state register `State`. This register is used to store intermediate variables after each iteration. We use an 144-bit state register for the permutation. We don’t need any register for the key, as it is used only to initialize the state. The hardware circuit in Fig. 3 shows that `State` is updated after each round of \( f \) executed by \( f_{rd} \) module.

2. **Module \( f_{rd} \).** \( f_{rd} \) computes one round of \( f \). It takes an 144-bit input from the state register, computes one round of \( f \) and then either updates the state or send the output to the \( \rho \) computation module \( \rho_{comp} \) or releases the output as the tag. The entire operation is serial and we need 12 clock cycles with 12 \( f_{rd} \) executions to execute \( f \).

3. **Module \( \rho_{comp} \).** \( \rho_{comp} \) module computes \( \rho \) on a 64-bit data block and a 144-bit intermediate state (output from the \( f \) computation). The output is a 144-bit feedback value (passed to \( Con_{(i)} \) module to perform a constant addition in the capacity part).
4. Module $\text{Con}_\oplus$. This module executes a constant addition (addition of the constant $1/2/3/4$) based on the signals it receives. The signals are described below.

5. Data Signals. The hardware circuit uses several internal data signals controlled by the finite state machine (FSM). The circuit uses the following signals.

- **Start**: This signal indicates the start of the computations of the circuit. It actually resets all the variables and sets the control to the reset state of the circuit.
- **Init**: This signal indicates that the initialization is done and the circuit can now process data blocks.
- **isAD**: This signal indicates whether the current block is an associated data block or a message block. It actually controls the feedback computation module as the associated data processing phase does not release any ciphertext block and only computes the next feedback, where as the message processing phase computes the next feedback as well as releases the ciphertext block. This signal is also used with **isFinal** signal to decide which constant addition.
- **isFinal**: This signal indicates whether the current data block is the final block or not. If it is the final block then the constant addition module becomes active. It is used to control the $\text{Con}_\oplus$ module. It uses an internal demultiplexer that decides whether to pass the data to the state register or add a constant to it. This decision is taken using the **isFinal** signal.
- **isComplete**: This signal together with **isAD** decide which constant to add as they differ by the completeness of the last block and type of the data block.
- **Round12**: This signal indicates whether $f_{\text{rd}}$ is executing its last round. If yes then $\rho$ computation module will start executing, otherwise the control returns to the $f_{\text{rd}}$ module.
- **Release**: This signal indicates the release of the tag. After the tag release, the circuit ends its functionalities.

These signals are actually generated and controlled by a controller module, which can be viewed as a finite state machine (FSM). For the sake of simplicity, we intentionally omit the description of FSM in Fig. 3. We describe the FSM separately in Fig. 4. The description of the FSM is given below.

6. FSM. This module controls the whole circuit. It generates and sends signals to different modules and divides the functionalities of the circuit into several states. This is depicted in Fig. 4. The individual states are described below. Note that, the signal **isComplete** is implicitly taken care by the controller and for the sake of simplicity, it does not appear in Fig. 4.

- **Reset**: Starts the functionality of the circuit. It denotes everything is reset and the circuit will begin to work now.
- **Load**: Initialize the permutation state where the secret key and the nonce are loaded into the permutation state. The control next enters into invocation of $f$. This is denoted by $\text{Init} = 1$.
- **Invoke**: Invocation of $f$. This state is further described by four states.
  - **Reset**: Resets the permutation state before the execution.
  - **Start**: Start of the permutation execution. It actually loads the permutation state with the current internal value.
- **Round**: \( f \) round computations. The control remains in the same state until the control reaches the last round. When Round12 becomes 1, the control goes to the end of the permutation invocation.
- **End**: Indicates the end of the permutation execution and the control comes out of the permutation module.

If Release = 1, control goes to the ReleaseTag state, else to the following four stages.

- **ProcAD**: The circuit is now processing an associated data block but not the final block. This information is passed to the circuit by \( \text{isAD} = 1 \) and \( \text{isFinal} = 0 \).
- **ProcADFinal**: The circuit is now processing the final associated data block. This information is passed to the circuit by \( \text{isAD} = 1 \) and \( \text{isFinal} = 1 \).
- **ProcM**: The circuit is now processing a message block but not the final block. This information is passed to the circuit by \( \text{isAD} = 0 \) and \( \text{isFinal} = 0 \).
- **ProcMFinal**: The circuit is now processing the final message block. This information is passed to the circuit by \( \text{isAD} = 0 \) and \( \text{isFinal} = 1 \).
- **ReleaseTag**: The circuit releases the tag and the control enters into the End state to signify the end of the computations.
- **End**: This state signifies the end of the computations by the circuit.

### 4.3 Basic Implementation

We describe a basic flow of our implementation of Beetle[Light+], which generally follows the pseudo code of Fig. 2. During the initialization, State register is loaded with \( (N \oplus K_1) \parallel K_2 \). Next, the initialization is started by processing the associated data blocks. After each of the \( f \) invocations the output is processed with data blocks to compute the next feedback. During the final associated data block processing, one constant is added to the capacity part for domain separation. The message is processed in the same way as the associated data, except the circuit releases one ciphertext block at each clock cycle and also different constant is added when the final message block is processed. Finally, after the message is processed the tag is released by truncating the output of the final \( f \) execution.

**Remark 1.** (Combined Encryption and Decryption) As mentioned earlier, we have focus on the encryption-only circuit. However, due to the similarity between the encryption and
the decryption modes, the combined hardware for encryption and decryption can be built with a small increase in the area, with the same throughput. This can be done by adding a control flow to a binary signal for mode selection.

![Figure 5: Hardware circuit diagram for Round Based Implementation of $f$](image)

### 4.4 Hardware Implementation of PHOTON

In this section, we briefly describe our own round based hardware implementation of the $P_{144}$ permutation [20, 21] (our choice of $f$). The architecture described in Fig. 5 follows a simple base implementation. The FSM for the architecture has been depicted in Fig. 4. We intentionally remove the control unit from Fig. 5 for the sake of simplicity. The $f$ module receives 144-bit (18 bytes) plaintext data as input and processes it in 12 cycles (one clock cycle for each of the 12 rounds). Hence, $cpb$ for $f$ is $18/12 \approx 1.5$. The circuit maintains a 144-bit state register which is first loaded with the input and then gets updated after each round. It also maintains a 4-bit register $Round$ which stores the current round number. It is initialized with 0 and is incremented by one after each round. After the permutation executes all the rounds, the register is again reset to 0. As mentioned already, the architecture computes one permutation round in one clock cycle and the round function consists of 4 sequential submodules AC, SBox, SR and MC. AC is the first module of the that adds a round dependent constant to the first column of the intermediate state. It takes two inputs, the intermediate state and the current round number. Next, the SBox module applies a non linear substitution to each of the nibbles (4-bit) of the state. The SR module shifts each of the rows in the state and finally the MC module multiplies the state with a serial matrix 6 times successively (multiplying once is denoted by MCS), such that altogether it becomes multiplication by an MDS matrix. We implement this version on Virtex 6 (target device xc6vlx760) and Virtex 7 (target device xc7vx415t). We use the RTL approach and a basic iterative type architecture. We would like to emphasize that our implementation is round based and it uses 144-bit data path.

We have also implemented $P_{256}$ [20, 21] on the same platforms and and using the same approach. The $AC$, $SBox$, $SR$ and $MC$ operations are similar except they use larger state ($8 \times 8$ matrix with 4-bit cells). The permutation consumes 256-bit (32 bytes) input and processes it in 12 cycles (12 rounds in 12 clock cycles). Hence, $cpb$ is $32/12 \approx 2.67$. In Sect. 4.5 below we report the overall hardware implementation results for $Beetle[Light+]$ and $Beetle[Secure+]$.

**Remark 2.** We would like to point out that a possible way of optimization is to have serial implementation with smaller data paths (e.g. 4 or 24 bits) as used in [4, 5]. It seems that such implementation could make the construction even more area efficient, though the state size would increase by 64 and 128 bits for $Beetle[Light+]$ and $Beetle[Secure+]$.
respectively. This is due to the fact that we need to store the message buffer to an internal state. This has nothing to do with the introduced feedback, and holds in general for any duplex sponge mode.

4.5 Implementation Results

The hardware architecture of Beetle[Light+] is programmed in VHDL language and is implemented on the same Virtex 6 (target device xc6vlx760) and Virtex 7 (target device xc7vx415t) under Xilinx 13.4. We use the same RTL approach and a basic iterative type architecture. The areas are listed in terms of the number of Slice Registers, Slice LUTs and Occupied Slices. The number of slice registers, LUTs and slices are 185, 616 and 252 respectively on Virtex 6 and the same on Virtex 7 are 185, 608 and 312 respectively. The frequencies reported are 381.592 MHz on Virtex 6 and 425.595 MHz on Virtex 7 where 13 (12 for \( f \) and one for \( \rho \) computation) cycles are required to process one 64 bit data block. Thus, the throughputs for long messages on Virtex 6 and 7 are 1.879 and 2.211 Gbps respectively. However we also calculate the area efficiency metric. The detailed hardware results are presented in Table 3 below.

**Table 3: Beetle[Light+] Implemented FPGA Results**

<table>
<thead>
<tr>
<th>Platform</th>
<th># Slice Registers</th>
<th># LUTs</th>
<th># Slices</th>
<th>Frequency (MHZ)</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertex 6</td>
<td>185</td>
<td>616</td>
<td>252</td>
<td>381.592</td>
<td>1.879</td>
<td>3.050</td>
<td>7.369</td>
</tr>
<tr>
<td>Vertex 7</td>
<td>185</td>
<td>608</td>
<td>312</td>
<td>425.595</td>
<td>2.095</td>
<td>3.445</td>
<td>6.715</td>
</tr>
</tbody>
</table>

We also report the hardware implementation results for Beetle[Secure+] on the same platform using the same approach. The detailed results are described in Table 4 below.

**Table 4: Beetle[Secure+] Implemented FPGA Results**

<table>
<thead>
<tr>
<th>Platform</th>
<th># Slice Registers</th>
<th># LUTs</th>
<th># Slices</th>
<th>Frequency (MHZ)</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertex 6</td>
<td>281</td>
<td>998</td>
<td>434</td>
<td>256.000</td>
<td>2.520</td>
<td>2.525</td>
<td>5.806</td>
</tr>
<tr>
<td>Vertex 7</td>
<td>305</td>
<td>1101</td>
<td>512</td>
<td>303.965</td>
<td>2.793</td>
<td>2.718</td>
<td>5.846</td>
</tr>
</tbody>
</table>

4.6 Component Wise Hardware Area Calculation for lightweight Beetle[Light+]

The architecture of lightweight Beetle[Light+] consists of several modules. In this section, we provide a brief description of the distribution of hardware area among the modules. The main modules in this circuit are \( f \), \( \rho \)comp and the control unit. The underlying register State is used by \( f \). The hardware area utilizations (in Virtex 6) by different modules are presented in Fig. 6. It has been observed that, the majority of the hardware footprint is used by the underlying \( f \) permutation and rest of the circuit uses a few lightweight operations. The orange part denoted by "Others" consists of some additional operations like key and nonce load, state updates, constant additions etc.

4.7 Benchmarking Beetle[Light+]

We benchmark hardware implementation results of Beetle[Light+] using a few of the Athena listed implementations along with the implementation results in [2, 1] on both Virtex 6 and 7. We would like to mention that this is a rough benchmark. Our implementation ignores the overhead associated with the CAESAR API (an updated version of GMU
hardware API) and also this is an encryption only circuit while most of the others support both encryption-decryption. We know that the GMU hardware API used in the SHA-3 competition hardware benchmarking, can cause 25% overhead in terms of the area compared to other interfaces they have provided [25, 26]. Nevertheless, our current implementation results for Beetle[Light+] depict that it consumes lower hardware footprints and provides highly competitive results than other constructions even if we add the overhead for supporting GMU API and decryption circuit. We have chosen the candidates for the benchmark by the following criteria

- CAESAR or non CAESAR lightweight Blockcipher based AE schemes and
- Sponge based AE schemes with smaller permutation size.

We observe that Beetle[Light+] occupies the lowest hardware area among the listed implementations. it occupies much lower hardware footprint than the closest competitors: COFB-AES, JAMBU-SIMON96 and Ketje-JR etc. and also achieves a better throughput/area metric. These two benchmarks depicts that Beetle[Light+] is one of the best candidates for lightweight applications. The benchmark is detailed in Table 5 and 6. The hardware implementation results of COFB-AES have been taken from [18, 17] and that of the other schemes have been taken from the ATHENA database [2, 1].

Table 5: Benchmarking Beetle[Light+] on Virtex 6. Sponge($b, r$) denotes the scheme follows sponge mode with rate $r$ and uses a $b$-bit permutation. BC($n$) denotes the scheme follows a blockcipher based mode with an $n$-bit blockcipher.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Underlying Primitive</th>
<th>Security (in Bits)</th>
<th># LUTs</th>
<th># Slices</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beetle[Light+]</td>
<td>Sponge(144, 64)</td>
<td>64</td>
<td>616</td>
<td>252</td>
<td>1.879</td>
<td>3.050</td>
<td>7.369</td>
</tr>
<tr>
<td>JAMBU-SIMON96 [32]</td>
<td>BC(64)</td>
<td>45</td>
<td>1035</td>
<td>386</td>
<td>0.841</td>
<td>0.399</td>
<td>2.711</td>
</tr>
<tr>
<td>CLOC-TWINE80 [22]</td>
<td>BC(80)</td>
<td>32</td>
<td>1689</td>
<td>532</td>
<td>0.343</td>
<td>0.203</td>
<td>0.645</td>
</tr>
<tr>
<td>SILC-LED80 [25]</td>
<td>BC(80)</td>
<td>32</td>
<td>1684</td>
<td>579</td>
<td>0.245</td>
<td>0.145</td>
<td>0.422</td>
</tr>
<tr>
<td>SILC-PRESENT80 [23]</td>
<td>BC(80)</td>
<td>32</td>
<td>1514</td>
<td>548</td>
<td>0.407</td>
<td>0.269</td>
<td>0.743</td>
</tr>
<tr>
<td>COFB-AES [17, 18]</td>
<td>BC(128)</td>
<td>58</td>
<td>1075</td>
<td>442</td>
<td>2.850</td>
<td>2.240</td>
<td>6.450</td>
</tr>
</tbody>
</table>

4.8 Benchmarking Beetle[Secure+]

We also benchmark hardware implementation results of Beetle[Secure+] using a few of the Athena listed implementations along with the implementation results in [2, 1] on both Virtex 6 and 7. We have chosen the candidates for the benchmark by the following criteria
**Table 6:** Benchmarking Beetle[Light+] on Virtex 7.

<table>
<thead>
<tr>
<th>Scheme</th>
<th># LUTs</th>
<th># Slices</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ketje-JR</td>
<td>1567</td>
<td>518</td>
<td>4.080</td>
<td>2.604</td>
<td>7.816</td>
</tr>
<tr>
<td>ASCON-128</td>
<td>1557</td>
<td>432</td>
<td>4.059</td>
<td>2.607</td>
<td>5.996</td>
</tr>
<tr>
<td>JAMBU-SISHON96</td>
<td>1516</td>
<td>487</td>
<td>0.938</td>
<td>0.682</td>
<td>2.423</td>
</tr>
<tr>
<td>CLOC-TWIN68</td>
<td>1552</td>
<td>439</td>
<td>0.432</td>
<td>0.279</td>
<td>0.986</td>
</tr>
<tr>
<td>SILC-LED80</td>
<td>1456</td>
<td>484</td>
<td>0.479</td>
<td>0.316</td>
<td>0.990</td>
</tr>
<tr>
<td>SILC-PRESENT80</td>
<td>1514</td>
<td>484</td>
<td>0.479</td>
<td>0.316</td>
<td>0.990</td>
</tr>
<tr>
<td>COFB-AES</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Popular Sponge based CAESAR candidates with higher security level (available in [2, 1]).

We observe that Beetle[Secure+] occupies the lowest hardware area among the listed implementations. In fact, it occupies lower hardware footprint than the closest competitors: ASCON-128, Hanuman and Ketje-JR. This benchmark is detailed in Table 7 and 8.

**Table 7:** Benchmarking Beetle[Secure+] on Virtex 6.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Underlying Primitive</th>
<th>Security (in Bits)</th>
<th># LUTs</th>
<th># Slices</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beetle[Secure+]</td>
<td>Sponge(256, 128)</td>
<td></td>
<td>121</td>
<td>998</td>
<td>434</td>
<td>2.520</td>
<td>2.525</td>
</tr>
<tr>
<td>Riverkeyak [14]</td>
<td>Sponge(800, 544)</td>
<td></td>
<td>128</td>
<td>19860</td>
<td>7130</td>
<td>12.003</td>
<td>0.635</td>
</tr>
<tr>
<td>Lakekeyak [14]</td>
<td>Sponge(1600, 1344)</td>
<td></td>
<td>128</td>
<td>19860</td>
<td>7130</td>
<td>12.003</td>
<td>0.635</td>
</tr>
<tr>
<td>Gibbon [6]</td>
<td>Sponge(290, 40)</td>
<td></td>
<td>120</td>
<td>1287</td>
<td>653</td>
<td>3.128</td>
<td>0.708</td>
</tr>
<tr>
<td>Hanuman [6]</td>
<td>Sponge(290, 40)</td>
<td></td>
<td>139</td>
<td>1769</td>
<td>626</td>
<td>0.600</td>
<td>0.392</td>
</tr>
<tr>
<td>ICEPOLE128a [28]</td>
<td>Sponge(1280, 1024)</td>
<td></td>
<td>128</td>
<td>5744</td>
<td>1995</td>
<td>44.464</td>
<td>7.754</td>
</tr>
</tbody>
</table>

**Table 8:** Benchmarking Beetle[Secure+] on Virtex 7. We use U to denote that the corresponding results are unavailable.

<table>
<thead>
<tr>
<th>Scheme</th>
<th># LUTs</th>
<th># Slices</th>
<th>Gbps</th>
<th>Mbps/LUT</th>
<th>Mbps/Slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beetle[Secure+]</td>
<td>1101</td>
<td>512</td>
<td>2.993</td>
<td>2.718</td>
<td>5.846</td>
</tr>
<tr>
<td>ASCON-128</td>
<td>1557</td>
<td>432</td>
<td>4.080</td>
<td>2.604</td>
<td>7.816</td>
</tr>
<tr>
<td>Riverkeyak [14]</td>
<td>8169</td>
<td>U</td>
<td>16.872</td>
<td>0.897</td>
<td>3.145</td>
</tr>
<tr>
<td>Lakekeyak [14]</td>
<td>15857</td>
<td>4877</td>
<td>16.872</td>
<td>0.897</td>
<td>3.145</td>
</tr>
<tr>
<td>Gibbon</td>
<td>1894</td>
<td>600</td>
<td>1.169</td>
<td>0.617</td>
<td>1.948</td>
</tr>
<tr>
<td>Hanuman</td>
<td>1829</td>
<td>595</td>
<td>0.654</td>
<td>0.358</td>
<td>1.099</td>
</tr>
</tbody>
</table>

### 5 Formal Security Proof

In this section, we present the security analysis of Beetle, mainly we prove Theorem 2:

\[
\text{Adv}_{\text{Beetle}}^{\text{AE}}(q_e, q_p, q_v, \sigma_e, \sigma_v, t) \leq \frac{2(\sigma_e + q_p)\sigma_v}{2^k} + \left(\frac{\sigma_e + q_p}{2^{(r-1)}} + \frac{q_v}{2^r}\right) + \frac{r\sigma_v}{2^c} + \frac{q_v}{2^r}.
\]

**Proof.** Fix a deterministic non-repeating query making distinguisher adv that interacts with either (1) the real oracle (Beetle\(^f\), f) or (2) the ideal oracle ($\mathcal{S}$, f) making at most \(q_e\)
avik chakraborti, nilanjan datta, mridul nandi and kan yasuda

encryption queries \((N_i, A_i, M_i), i = 1..q_e\) with an aggregate of total \(\sigma_v\) many blocks, \(q_f\) offline or direct forward queries \((Q_i), i = 1..q_f\) to \(f\), \(q_b\) direct backward queries \((R_i), i = 1..q_b\) to \(f^{-1}\) and tries to forge with \(q_f\) many queries \((N_i^*, A_i^*, C_i^*, T_i^*)\), \(i = 1..q_v\) having a total of \(\sigma_v\) many blocks. Assume, \(q_c = q_f + q_b\) denotes total no of offline or direct queries. We assume that, \(\forall i, M_i\) and \(A_i\) have \(m_i\) and \(a_i^*\) blocks respectively and \(C_i^*\) and \(A_i^*\) have \(c_i^*\) blocks respectively. We also use \(X^*, Z^*, Y^*\) and \(Z^*\) to denote the intermediate variables corresponding to the forging queries.

**Description of the Ideal Oracle.** Ideal oracle consists of two phases. In the online phase, for any encryption queries \((N_i, A_i = (A[1], \ldots, A[a_i])), M_i = (M[1], \ldots, M[m_i]))\), the oracle samples the cipher text blocks \(C_i = (C[1], \ldots, C[m_i]) \leftarrow_{\mathsf{R}} \{0, 1\}^{r, m_i}\) and the tag \(T_i \in \{0, 1\}^r\) uniformly at random and returns it to \(A\). For any direct queries to \(f\) (or \(f^{-1}\) resp.) queries \(Q_j, j = 1..q_f\) (or \(R_j, j = 1..q_b\) resp.), the oracle returns \(f(Q_j)\) (or \(f^{-1}(R_j)\) resp.). For each of the forging queries \((N_i^*, A_i^*, C_i^*, T_i^*), i = 1..q_v\), the oracle returns \(\bot\). Now, if any of the following event occurs (initial set of bad events), then the adversary aborts.

- **B1:** \(\mathsf{mColl}_{\mathsf{on}}(X) > r\) : \(\exists w > r, (i_1, j_1), (i_2, j_2) \ldots (i_w, j_w)\) such that
  \[X_{i_1}[j_1] = X_{i_2}[j_2] = \cdots = X_{i_w}[j_w].\]

- **B2:** \(\mathsf{mColl}_{\mathsf{on}}(T) > r\) : \(\exists w > r, i_1, i_2, \ldots, i_w\) such that
  \[T_{i_1} = T_{i_2} = \cdots = T_{i_w}.\]

- **B3:** |\(\mathsf{full\_chain}\)| \((\ell + 1): \exists X[1], \ldots X[\ell], X[\ell + 1] \ni\) the following holds:

Next, in the offline phase (i.e. after \(A\) makes all the queries responses), it samples the internal chaining values i.e. \(Z[j]\) uniformly at random from \(\{0, 1\}^r\). Accordingly, it sets \(Z_i^*[j]\) values, if \(\exists k, N_k = N_i^*, A_k = A_i^*, C_k[1] = C_i^*[1], \ldots, C_k[j] = C_i^*[j]\). During this sampling stage, if any of the following event occurs, then it aborts the sampling process:

- **B4:** (i) Input state collision among two online (encryption) queries or (ii) input state of one online (encryption) query collides with an offline query i.e. either
  \[\exists i, j, i', j' \ni (X_i[j]|Z_i[j]) = (X_{i'}[j']|Z_{i'}[j'])\text{ or }\exists i, j, k (X_i[j]|Z_i[j]) = Q_k.\]

- **B5:** (i) Output state collision among two online (enc) queries or (ii) output state of one online (enc) query collides with an offline query i.e. either
  \[\exists i, j, i', j' \ni (Y_i[j]|Z_i[j + 1]) = (X_{i'}[j']|Z_{i'}[j' + 1])\text{ or }\exists i, j, k (Y_i[j]|Z_i[j + 1]) = R_k.\]

- **B6:** Initial state collision with offline query:
  \[\exists i, j (N_i \oplus K_1 \parallel K_2) = Q_j.\]
• **B7:** \( \exists i \ni f(X^i T^i[a^i + m^i + 1][Z^i a^i + m^i + 2]) = T^i \).

**Overview of Attack Transcript.** Overall, the transcript of the adversary \( \tau := (\tau_e, \tau_p, \tau_b) \) be the list of queries and responses of \( A \) that constitutes the query sequence transcript of \( A \), where \( \tau_e = (N_i, A_i, M_i, C_i, Z_i, T_i), i = 1..q_e \), \( \tau_p = (Q_i, f(Q_i)), i = 1..q_f \), \( \tau_b = (f^{-1}(R_i), R_i), i = 1..q_b \), \( \tau_b = (\tau_f, \tau_b) \) and \( \tau_v = (N^*, A^*, C^*, T^*, ) \). For convenience, we slightly modify the experiment where we reveal to the adversary \( A \) (after it made all its queries and obtains corresponding responses but before it output its decision) the transcript of internal chaining values \( Z_i \) (this is w.l.o.g. as the adversary can ignore this additional piece of information). If \( A \) interacts with real oracle, we always have (i) \( f(N_i[K]) = X_i[0][Z_i[0]] \) and (ii) \( f(X_i[j][Z_i[j - 1]] = Y_i[j]|Z_i[j], i = 1..q_e, j = 1..a_i + m_i - 1 \) and \( f(X_i[a_i + m_i]|Z_i[a_i + m_i]) = Y_i[a_i + m_i]|Z_i[a_i + m_i] \oplus \text{Const}_M \), where \( X[i] \) and \( Y[i] \) are computed via \( \rho \). We denote \( \epsilon_{\text{ideal}} \) and \( \epsilon_{\text{real}} \) the probability distribution of transcript \( \tau \) induced by the ideal world and real world respectively.

**Bounding the Probability of Bad Transcripts in Ideal Oracle.** The following lemma (proof of which is deferred to Appendix A) bounds the probability of bad transcripts in ideal oracle:

**Lemma 1.**

\[
\epsilon_{\text{bad}} = \Pr[B1 \lor B2 \lor B3 \lor B4 \lor B5 \lor B6 \lor B7] \leq \frac{(\sigma_e + \sigma_p)\sigma_v}{2^k} + \frac{\sigma_v^2 + q_v^2}{2^r} + \frac{r\sigma_v}{2^r}.
\]

**Analysis of Good Transcripts.** Having defined and bounded the probability of realizing bad transcript in ideal world, it only remains to lower bound the ratio of real and ideal interpolation probability for a good transcript. Fix a good attainable transcript \( \tau := (\tau_e, \tau_p, \bot_{\text{all}}) \) where \( \bot_{\text{all}} \) is used to represent that all the verification queries output is \( \bot \). It is easy to see that,

\[
i\epsilon_{\text{ideal}} = \Pr_{\text{ideal}}[\tau] = \Pr_{\text{ideal}}[\tau_e, \tau_p, \bot_{\text{all}}] = \Pr_{\text{ideal}}[\tau_e, \tau_p] \cdot \Pr_{\text{ideal}}[\bot_{\text{all}}] = \frac{1}{(2^k)^{\epsilon_{\text{ratio}}}}.
\]

Now, we consider the probability of the transcript in real oracle. By definition,

\[
i\epsilon_{\text{real}} = \Pr_{\text{real}}[\tau] = \Pr_{\text{real}}[\tau_e, \tau_p, \bot_{\text{all}}] \geq \Pr_{\text{real}}[\tau_e, \tau_p] - \sum_i \Pr_{\text{real}}[\tau_e, \tau_p, \top_i] = \Pr_{\text{real}}[\tau_e, \tau_p] - \Pr_{\text{real}}[\tau_e, \tau_p] \sum_i \Pr[\top_i | \tau_e, \tau_p] = \Pr_{\text{real}}[\tau_e, \tau_p] (1 - \epsilon_{\text{ratio}}) = \frac{1}{\Pr(2^k, (\sigma_e + q_e + q_v))} (1 - \epsilon_{\text{ratio}}) \geq i\epsilon_{\text{ideal}} (1 - \epsilon_{\text{ratio}}),
\]

where \( \epsilon_{\text{ratio}} = \sum_i \epsilon_i \), where \( \epsilon_i = \Pr[\top_i | \tau_e, \tau_p] \).

The following lemma (proof of which is deferred to Appendix B) bounds \( \epsilon_i \):

**Lemma 2.**

\[
\epsilon_i \leq \frac{1}{2^k} + \frac{\ell_i (\sigma_e + \sigma_p)}{2^k}.
\]

Based on the lemma, we bound \( \epsilon_{\text{ratio}} \) as:

\[
\epsilon_{\text{ratio}} = \sum_i \epsilon_i \leq \sum_i \frac{1}{2^k} + \frac{\ell_i (\sigma_e + \sigma_p)}{2^k} \leq \frac{q_v}{2^r} + \frac{\sigma_v (\sigma_e + \sigma_p)}{2^r}.
\]
Use Patarin’s H-Coefficient Method to Find the Exact Bound. Applying Theorem 1 (Patarin’s H-Coefficient technique) with 
\[ \epsilon_{\text{bad}} = \frac{(\sigma_e + \sigma_p)\sigma_e}{2r} + \frac{\sigma_e^2 + \sigma_p^2}{2(r+1)} + \frac{q_p}{2r} + \frac{r\sigma}{2r} \] 
and 
\[ \epsilon_{\text{ratio}} = \frac{q_v^2}{2r} + \frac{\sigma_v}{2r} + (\sigma_p + \sigma_e)^2 \]
the result of Theorem 2 follows.

6 Conclusion

This paper presents Beetle, a sponge mode for AE focusing on the state size as well as optimizing the security. It is instantiated with two versions, where the first version Beetle[Light+] aims to be lightweight and the second version Beetle[Secure+] aims to be highly secure, yet lightweight (though much heavier than Beetle[Light+]). When instantiated with a b-bit blockcipher, Beetle operates at a rate \( r \) \((b = 144, r = 64 \text{ for Beetle[Light+] and } b = 256, r = 128 \text{ for Beetle[Secure+]})\) and requires state size of \( b \text{ bits}, \) and is provably secure up to \( \min\{c - \log r, b/2, r\} \) queries under the ideal permutation model. To be precise, Beetle[Light+] has 64-bit security and Beetle[Secure+] has 121-bit security. The key idea of Beetle is a feedback function combining both plaintext and ciphertext blocks. We have also presented the hardware implementation results, which demonstrate the effectiveness of our approach.

References


A Proof of Lemma 1

Here we provide the upper bounds for the bad events (in ideal oracle) one by one, as follows:
Bounding $\Pr[B1]$. Fix $(i_1, j_1), \ldots, (i_r, j_r)$. As, all the $C$-values are sampled uniformly at random,
\[
\Pr[X_{i_1} [j_1] = \cdots = X_{i_r} [j_r]] = \Pr[\text{shuffle}(C_{i_1} [j_1] \oplus M_{i_1} [j_1]) + \cdots + \text{shuffle}(C_{i_r} [j_r] \oplus M_{i_r} [j_r])] \leq 2^{-r(r-1)}.
\]
Now, varying over all possible choices of $(i_1, j_1), \ldots, (i_r, j_r)$,
\[
\Pr[B1] \leq \frac{q_r}{2^{r(r-1)}}.
\]

Bounding $\Pr[B2]$. Since the $T_i$ values are sampled uniformly at random, with identical argument as the above case, we have
\[
\Pr[B2] \leq \frac{q_r}{2^{r(r-1)}}.
\]

Bounding $\Pr[B3]$. In this case, the adversary is said to build an online chain i.e. if $\exists X[0], \ldots, X[\ell + 1]$ such that,
\[
|Z[1]| : f(X[1]|Z[1]) = *|Z[2], \ldots, f(X[\ell-1]|Z[\ell-1]) = *|Z[\ell],
\]
\[
f(X[\ell]|Z[\ell]) = X[\ell+1]| * > (\ell+1)\lambda,
\]
where $\ast, Z[2]$ and $Z[\ell]$ can take any values. we bound it case by case.

1. $\ell = 1$ : An offline chain of length $2$ implies any one of two events occur:

   Hence in this case,
   \[
   \Pr[B3] \leq \frac{q_r}{2^{(\lambda+1)}} + \frac{q_\lambda}{2^{(\lambda+1)}}.
   \]

2. $\ell = 2$ : An offline chain of length $3$ implies any one of three events occur:
   - offline chain with $f^{-1}$ queries only: $\exists X[1], Y[1] \ni |Z'[1]| : f^{-1}(Y[1]|Z'[1]) = X[1]| * > \lambda$ (implies $\lambda$-multicollision).
   - offline chain with $f$ and $f^{-1}$ in "MiTM" fashion: $\exists X[1], C[2], X[3], \ni$
   \[
   f(X[1]|Z[1])[r+1..b] \oplus f^{-1}(X[3]|Z[3])[r+1..b] = 0 > \lambda.
   \]

   Hence in this case,
   \[
   \Pr[B3] \leq \frac{q_r}{2^{(\lambda+1)}} + \frac{q_\lambda}{2^{(\lambda+1)}} + \frac{q_\lambda}{2^{(\lambda-1)}}.
   \]

3. For any $\ell \geq 2$ : An offline chain of length $\ell + 1$ implies any one of three events occur:
   - offline chain with $f$ queries only: $\exists X[\ell], X[\ell+1] \ni |Z[\ell]| : P(X[\ell]|Z[\ell]) = X[\ell+1] \oplus \text{Const}_M| * > \lambda$ (implies $\lambda$-multicollision in $T$).
• offline chain with \( f^{-1} \) queries only: \( \exists X[1], Y[1] \ni |Z[2] : f^{-1}(Y[1])|Z[2]) = X[1]| > \lambda \) (implies \( \lambda \)-multicollision in \( C \)).

• offline chain with \( f \) and \( f^{-1} \) in "MiTM" fashion (at \( i^{th} \) state): \( \exists X[i-1], C[i], X[i+1], \ni 

\[ |Z[i-1], Z[i+1] : f(X[i-1]|Z[i-1]|1...r) \oplus f^{-1}(X[i+1]|Z[i+1]|1...r) = C[i]; f(X[i-1]|Z[i-1]|r+1..b) \oplus f^{-1}(X[i+1]|Z[i+1]|r+1..b) = 0 > \lambda. \]

Hence in this case,

\[
Pr[B3] \leq \frac{\left(\frac{2c}{2}\right)}{\left(\frac{2r}{r-1}\right)^{2(\lambda-1)}} + \frac{\left(\frac{2c}{2}\right)}{\left(\frac{2r}{r-1}\right)^{2(\lambda-1)}}. 
\]

Considering \( \lambda = r \) we get,

\[
Pr[B3] \leq \frac{\sigma_e}{2b} + \frac{\sigma_e-q_e}{2b}. 
\]

**Bounding \( Pr[B4] \).** This probability stands for the (i) input state collisions between two online queries or (ii) between one online query and one offline query. As all the \( C_i[j] \) (and hence \( X_i[j] \)), \( Z_i[j] \) values are sampled uniformly at random, for any fixed \( i, j, i', j', k \), we have (i) \( Pr[(X_i[j]|Z_i[j])] = (X_i'[j']|Z_i'[j']) = 2^{-b} \) and (ii) \( Pr[X_i[j]|Z_i[j] = Q_k] = 2^{-b}. \) Now, varying over all possible choices, we obtain

\[
Pr[B4] \leq \frac{\sigma_e}{2b} + \frac{\sigma_e-q_e}{2b}. 
\]

**Bounding \( Pr[B5] \).** This probability stands for the output state collisions between two online queries or between one online query and one offline query. Again, as all the \( C_i[j], Z_i[j] \) values are sampled uniformly at random, for any fixed \( i, j, i', j', k \), we have (i) \( Pr[Y_i[j]|Z_i[j]) = (Y_i'[j']|Z_i'[j']) = 2^{-b} \) and (ii) \( Pr[Y_i[j]|Z_i[j] = R_k] = 2^{-b}. \) Now, varying over all possible choices, we obtain

\[
Pr[B5] \leq \frac{\sigma_e}{2b} + \frac{\sigma_e-q_e}{2b}. 
\]

**Bounding \( Pr[B6] \).** As the key \( K_1 \) and \( K_2 \) is chosen uniformly at random, for any fixed \( i \) and \( j \), we have

\[
Pr[N_i + K_1||K_2 = Q_j] = Pr[K_1 = N_i + Q'_j]. Pr[K_2 = Q'_j] = 2^{-b}. 
\]

Now, varying over all choices of \( i \) and \( j \), we have

\[
Pr[B6] \leq \frac{q_e-q_e}{2b}. 
\]

**Bounding \( Pr[B7] \).** We calculate this probability depending on the two cases:

- There is a full chain and
- No full chain is present.

\[
Pr[B7] \leq Pr[B7|full\_chain] + Pr[full\_chain|B3] 
\]

\[
\leq \frac{(\sigma_e+q_e)\sigma_v}{2b} + \frac{q_e(\ell'_i+1)\lambda}{2c} \leq \frac{(\sigma_e+q_e)\sigma_v}{2b} + \frac{\sigma_v r}{2c}. 
\]

The last line follows as we put \( \lambda = r. \)
B Proof of Lemma 2

Bounding $\epsilon_i$. Recall that, we have fixed a good transcript $\tau = (\tau_e, \tau_p, -\ast)$ and we would like to calculate $\epsilon_i = \Pr[\top_i|\tau_e, \tau_p]$. Here we make an important observation:

Observation. Since $\tau$ is a good transcript, and hence the event $B_7$ doesn’t hold, either (i) $\exists j^*: (X_i^*[j^*]||Z_i^*[j^*])$ is fresh or (ii) the event $\top_i$ holds with probability 0.

For case (ii), we trivially have $\epsilon_i = 0$. So, we consider case (i). Now we have the following observations:

- If $(X_i^*[j^*]||Z_i^*[j^*])$ is fresh, then the $\rho$ function ensures that $(X_i^*[j^* + 1]||Z_i^*[j^* + 1])$ would be non-fresh with probability at most $$(\sigma_e + \sigma_p)^2.$$ This is because the $\rho$ function forces that the adversary doesn’t have any control over $X_i^*[j^* + 1]$ as it is defined using $Y_i^*[j^*]$.

- Extending this argument, we claim that the sequence of states any one of the following states $(X_i^*[j^*]||Z_i^*[j^*]), (X_i^*[j^* + 1]||Z_i^*[j^* + 1]), \ldots, (X_i^*[\ell^*]||Z_i^*[\ell^*])$ will be non-fresh with probability at most $$(\ell^* \sigma_e + \sigma_p)^2.$$ 

- It is easy to see that, if $(X_i^*[\ell^*]||Z_i^*[\ell^*])$ is fresh, then $$\Pr[f(X_i^*[\ell^*]||Z_i^*[\ell^*]) = T_i||s] = \frac{1}{2^r}.$$ 

The lemma follows as we put all the above arguments together. \qed