You are looking at a specific version 20190305:222928 of this paper. See the latest version.

Paper 2018/1225

XMSS and Embedded Systems - XMSS Hardware Accelerators for RISC-V

Wen Wang and Bernhard Jungk and Julian Wälde and Shuwen Deng and Naina Gupta and Jakub Szefer and Ruben Niederhagen

Abstract

We describe a hardware-software co-design for the hash-based post-quantum signature scheme XMSS on a RISC-V embedded processor. We provide software optimizations for the XMSS reference implementation for SHA-256 parameter sets and several hardware accelerators that allow to balance area consumption and performance based on individual needs. By integrating hardware accelerators to the RISC-V processor, the version with the best time-area product for key generation gives a 41.7x speedup in wall-clock time at 5.1x larger resource requirements; the best speedup of 46.6x is achieved at a higher resource cost, compared to the pure software version. Similarly, for signing, we achieve a maximum speedup of over 21x and for verification of 18x. We tested and measured the cycle counts of our implementation on Intel (Altera) and Xilinx FPGAs. The integration of our XMSS accelerators into an embedded RISC-V processor enables post-quantum secure signatures for a large variety of embedded applications.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Preprint. MINOR revision.
Keywords
XMSShash-based signaturespost-quantum cryptographyhardware acceleratorFPGARISC-V
Contact author(s)
wen wang ww349 @ yale edu,ruben @ polycephaly org,jakub szefer @ yale edu
History
2020-03-08: last of 3 revisions
2018-12-30: received
See all versions
Short URL
https://ia.cr/2018/1225
License
Creative Commons Attribution
CC BY
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.