You are looking at a specific version 20140520:085256 of this paper. See the latest version.

Paper 2013/878

Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs

Shaohua Tang and Bo Lv and Guomin Chen and Zhiniang Peng

Abstract

PMI+ is a Multivariate Quadratic (MQ) public key algorithm used for encryption and decryption operations, and belongs to post quantum cryptography.We designs a hardware on FPGAs to efficiently implement PMI+ in this paper.Our main contributions are that,firstly, a hardware architecture of encryption and decryption of PMI+ is developed, and description of corresponding hardware algorithm is proposed;secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel;and thirdly, an optimized implementation for core module, including optimized large power operation, is achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement.It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.6MHz,and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 37.04MHz.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. ISPEC 2014
DOI
10.1007/978-3-319-06320-1_15
Keywords
PMI+ Encryption and DecryptionHardware ImplementationFPGAOptimized Large Power Operation
Contact author(s)
csshtang @ scut edu cn
History
2014-05-20: revised
2013-12-30: received
See all versions
Short URL
https://ia.cr/2013/878
License
Creative Commons Attribution
CC BY
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.