A Family of Scalable Polynomial Multiplier Architectures for Ring-LWE Based Cryptosystems

Chaohui Du and Guoqiang Bai

Abstract—Many lattice based cryptosystems are based on the Ring learning with errors (Ring-LWE) problem. The most critical and computationally intensive operation of these Ring-LWE based cryptosystems is polynomial multiplication over rings. In this paper, we exploit the number theoretic transform (NTT) to build a family of scalable polynomial multiplier architectures, which provide designers with a trade-off choice of speed vs. area. Our polynomial multipliers are capable to calculate the product of two \( n \)-degree polynomials in about \( (1.5n \log n + 1.5n)/b \) clock cycles, where \( b \) is the number of the butterfly operators. In addition, we exploit the cancellation lemma to reduce the required ROM storage. The experimental results on a Spartan-6 FPGA show that the proposed polynomial multiplier architectures achieve a speedup of 3 times on average and consume less Block RAMs and slices when compared with the compact design. Compared with the state of the art of high-speed design, the proposed hardware architectures save up to 46.64% clock cycles and improve the utilization rate of the main data processing units by 42.27%. Meanwhile, our designs can save up to 29.41% block RAMs.

Index Terms—post-quantum cryptography, lattice-based cryptography, Ring-LWE, polynomial multiplication, number theoretic transform, FPGA.

I. INTRODUCTION

The cryptosystems widely used today like RSA [1] and elliptic curve cryptography (ECC) [2], [3] are based on the hardness of number theoretical problems, such as integer factoring and the elliptic curve discrete logarithm problem. Since there are not any known algorithms that can solve these problems efficiently on classical computers, these cryptosystems with large security parameters are believed to be secure against classical computers. However, Shor’s algorithm [4] can solve these problems in polynomial time on a powerful quantum computer. Although there is no powerful quantum computer available today, researchers are dedicated to build one and they have predicted that it might be available in about 15 years [5], [6]. Therefore, it is necessary to develop new cryptosystems that can resist both classical computers and quantum computers, which are known as post-quantum cryptography [7].

Since the seminal work of Ajtai [8], which demonstrates connections between the average-case lattice problems and the worst-case lattice problems, Lattice-based cryptography has emerged as one of the most important candidates for post-quantum cryptography. Its security relies on worst-case computational assumptions in lattices that remain hard for both classical computers and quantum computers. The introduction of learning with errors (LWE) [9], [10] provides a basic lattice problem with strong security proofs to build many lattice based cryptosystems. However, the LWE problem tends to be not efficient enough for practical applications. To further improve the efficiency of the LWE problem, Lyubashevsky et al. have introduced an algebraic variant of the LWE problem called Ring-LWE, and they have proved that it enjoys very strong hardness guarantees [11]. Ring-LWE has served as the basis of various lattice based cryptosystems, such as public key encryption [12], [13], digital signature [14], fully homomorphic encryption [15] and much more.

The arithmetic operations of these Ring-LWE based cryptosystems are carried out over a polynomial ring. The most critical and computationally intensive operation is polynomial multiplication. In recent years, researchers have exploited the number theoretic transform (NTT) [16] to speed up polynomial multiplication, such as [17]–[21]. A fully parallel NTT based polynomial multiplier was used to speed up the Ring-LWE based public key cryptosystems [12] in [17], which improved the throughput by a factor of 316 than the software implementation. The implementation is fast but it consumes a huge number of hardware resources, which results in the cryptosystem with medium security cannot even fit on the largest FPGA of the Virtex 6 family. In [18], Pöppelmann et al. proposed a compact design. One butterfly operator is exploited to compute the NTT and inverse-NTT, which reduces the hardware usage. However, the parallel property of the NTT cannot be exploited. Other compact designs like [19], [20] proposed to generate the constant factors on-the-fly instead of storing them in a ROM, which reduced the ROM overhead of [18]. However, these implementations demand either extra modulo \( p \) multipliers or extra clock cycles to generate the constant factors, and the parallel property of the NTT cannot be exploited. In order to take advantage of the parallel property of the NTT, Chen et al. proposed an architecture consisted of two butterflies together with two modulo \( p \) multipliers in [21]. During the calculation of polynomial multiplication, these processing units compute the two NTT computations concurrently and they are reused to calculate the one inverse-NTT computation. The design achieves a speedup of approximately 3.5 times than the design in [18]. However, the utilization rate of the main data processing units (four integer multipliers and four modulo \( p \) modules) is rather low, which is around 52.92%. Therefore, a further speedup of polynomial multiplication is
possible. Besides, the parallel property of NTT can be further exploited.

In order to facilitate hardware designs of the Ring-LWE based cryptosystems, a family of scalable and efficient polynomial multiplier architectures would be of great help, which provide designers with a trade-off choice of speed vs. area. In this paper, we exploit the number theoretic transform [16] and the negative wrapped convolution theorem [22] to build a family of scalable and efficient polynomial multiplier architectures. Our proposed polynomial multiplier architectures use \( b \) butterfly operators to exploit the parallel property of NTT, where \( b \) is a power of 2. To calculate the product of two \( n \)-degree polynomials, the proposed architectures take around \((1.5n\log n + 1.5n)/b\) clock cycles. In addition, we exploit the cancellation lemma [23] to reduce the number of constant factors that are required to store in the ROM. In order to compare with the compact design in [18] and the high-speed design in [21], we have implemented the proposed architectures on a Spartan-6 FPGA. The experimental results show that our polynomial multiplier \((b = 2)\) results in a speedup of 3 times on average when compared with the compact design in [18]. Meanwhile, it saves 24.23\% up to 36.63\% slices and 20.00\% up to 30.77\% block RAMs. When compared with the state of art of high-speed design [21], our polynomial multiplier \((b = 4)\) can save 39.51\% up to 46.64\% clock cycles and improve the utilization rate of the main data processing units by about 42.27\%. Meanwhile, it is able to reduce 17.65\% up to 29.41\% block RAMs.

The work in this paper is based on our previous work [24] which presents a preliminary version of the proposed polynomial multiplier architectures. The contribution of this work extends the previous work by providing more details and further optimizations. In this paper, we further optimize the polynomial multiplication scheme in algorithm level. Then we introduce several optimizations to reduce the hardware resources. Based on these techniques, we propose faster and tighter hardware architectures. The designs in this paper outperform our previous work by a factor of 1.21 on average. Meanwhile, the designs consume less hardware resources. We also provide implementation results using the parameter sets proposed in [21]. They show that the proposed hardware architectures outperform the state of the art of high-speed design in the literature.

The rest of the paper is organized as follows. In Section II we provide a brief mathematical background. Our proposed scalable and efficient polynomial multiplier architectures are described in Section III. The experimental results are illustrated in Section IV. Finally, we conclude this paper in Section V.

II. MATHEMATICAL PRELIMINARIES

In this section, we briefly revisit the notations used through this paper, the Ring-LWE problem, and polynomial multiplication with NTT and the negative wrapped convolution theorem.

A. Notations

In this paper, the base-2 logarithm is denoted \( \log \). We denote by \( n \) the degree of the lattice, where \( n \) is a power of 2. The number of butterfly operators is denoted \( b \), where \( b \) is a power of 2 and \( 1 < b \leq n/2 \). For any prime \( p \), \( Z_p \) represents the ring with the interval \([0, p) \cap Z\). We denote by \( Z_p[x] \) the set of polynomials with all coefficients in \( Z_p \). The quotient ring \( R_p = Z_p[x]/\langle x^n + 1 \rangle \) contains all polynomials of degree less than \( n \) in \( Z_p[x] \), where \( p \) is a prime number that satisfies the condition \( p = 1 \mod 2n \).

B. Ring-LWE

Ring-LWE problem [11] is the building block of various lattice based cryptosystems. It is parameterized by a dimension \( n \geq 1 \) and a modulus \( p \geq 2 \), as well as an error distribution, typically a discrete Gaussian distribution \( D_\sigma \). For a uniformly chosen random ring element \( s \in R_p \), the Ring-LWE distribution is sampled by choosing a uniformly random ring element \( a \in R_p \) and an error term \( e \) from \( D_\sigma^p \), and outputting the pair \((a, b) \in R_p \times R_p \), where \( b = a \cdot s + e \in R_p \). The goal of the Ring-LWE problem is to distinguish arbitrarily many independent pairs sampled from the Ring-LWE distribution from truly uniform pairs. Lyubashevsky et al. have proved that it is at least as hard as solving certain lattice problems in the worst case [11].

C. Polynomial Multiplication

The arithmetic operations of these Ring-LWE based cryptosystems are carried out over a polynomial ring \( R_p \). Their most critical and computationally intensive operation is polynomial multiplication. Let \( a = a_0 + a_1x + \ldots + a_{n-1}x^{n-1} \) and \( s = s_0 + s_1x + \ldots + s_{n-1}x^{n-1} \) be two elements in \( R_p \), the school-book algorithm can be exploited to calculate their product \( d \) as follows:

\[
d = a \cdot s = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} a_i s_j x^{i+j} \mod (x^n + 1).
\]

However, the complexity of this scheme is \( O(n^2) \).

The number theoretic transform (NTT) [16], [22] can speed up polynomial multiplication from \( O(n^2) \) to \( O(n \log n) \), which is the fast Fourier transform (FFT) [25] defined in a finite field. Algorithm 1 shows the details of iterative NTT algorithm. The primitive \( n \)-th root of unity \( \omega_n \) in Algorithm 1 is defined as the smallest element in \( Z_p \) that \( \omega_n^p = 1 \mod p \) and \( \omega_n^j \neq 1 \mod p \) for \( 0 < j < n \). The core operation of NTT is known as a butterfly operation (line 9 – line 12 of Algorithm 1), which takes two coefficients and a constant factor to calculate their corresponding new values. Figure 1 shows a butterfly operation, which operates on \( x \) and \( y \) to get the corresponding new coefficients. The bit-reverse operation (line 1 of Algorithm 1) should be performed before calculating...
Algorithm 1 Iterative NTT

Input: $a \in R_p$, $n$-th primitive root of unity $\omega_n \in Z_p$
Output: $NTT_{\omega_n}^{-1}(a)$
1: $A = \textrm{bit-reverse}(a)$;
2: $n = A$.length;
3: for $(s = 1; s \leq \lg n; s = s + 1)$ do
4: $m = 2^s$;
5: $\omega_m = \omega_n^{m/n}$;
6: for $(k = 0; k < n; k = k + m)$ do
7: $\omega = 1$;
8: for $(j = 0; j < m/2; j = j + 1)$ do
9: $t = \omega \cdot A[k + j + m/2] \mod p$;
10: $u = A[k + j]$;
11: $A[k + j] = u + t \mod p$;
12: $\omega = \omega \cdot \omega_m \mod p$;
end for
end for
13: return $A$;

We can exploit the negative wrapped convolution theorem [22] to further optimize NTT-based polynomial multiplication. Let $\omega_n$ be a primitive $n$-th root of unity in $Z_p$ and $\psi^2 = \omega_n \mod p$. Let $\tilde{a} = (a_0, \psi a_1, \ldots, \psi^{n-1}a_{n-1})$, $\tilde{s} = (s_0, \psi s_1, \ldots, \psi^{n-1}s_{n-1})$, $\tilde{d} = (d_0, \psi d_1, \ldots, \psi^{n-1}d_{n-1})$ be vectors of length $n$, which are the coefficient vectors of $a$, $s$, $d$ component-wise multiplied with $n$-degree vectors $(\psi^0, \psi^1, \ldots, \psi^{n-1})$ respectively. The negative wrapped convolution theorem states that

$$\tilde{d} = NTT_{\omega_n}^{-1}(NTT_{\omega_n}(\tilde{a}) \odot NTT_{\omega_n}(\tilde{s})).$$

(3)

The $i$-th coefficient of $\tilde{d}$ can be determined by multiplying the $i$-th coefficient of $\tilde{d}$ with $\psi^{-1}$ over $Z_p$. Algorithm 3 shows the details of polynomial multiplication using NTT and the negative wrapped convolution theorem. Compared with the scheme based on (2), Algorithm 3 eliminates the modulo $(x^n + 1)$ and reduces the degree of NTT, inverse-NTT, and component-wise multiplication from $2n$ to $n$.

Algorithm 3 Polynomial multiplication using NTT and the negative wrapped convolution theorem

Input: $a, s \in R_p$, $n$-th primitive root of unity $\omega_n \in Z_p, \psi$
Output: $d = a \cdot s \in R_p$
1: for $(i = 0; i < n; i = i + 1)$ do
2: $\tilde{a}[i] = a[i] \psi^i \mod p$
3: $\tilde{s}[i] = s[i] \psi^i \mod p$
4: end for
5: $\tilde{a} = NTT_{\omega_n}(\tilde{a})$
6: $\tilde{s} = NTT_{\omega_n}(\tilde{s})$
7: for $(i = 0; i < n; i = i + 1)$ do
8: $\tilde{d}[i] = \tilde{a}[i] \tilde{s}[i] \mod p$
9: end for
10: $d = NTT_{\omega_n}^{-1}(\tilde{d})$
11: for $(i = 0; i < n; i = i + 1)$ do
12: $d[i] = \tilde{d}[i] \psi^{-i} \mod p$
13: end for
14: return $d$;

III. Scalable and Efficient Polynomial Multiplier Architectures

In this section, we first introduce the techniques to optimize Algorithm 3. Then our scalable and efficient polynomial multiplier architectures are presented, which are based on the optimized scheme. Finally, we illustrate the techniques to optimize the required ROM storage.

A. Algorithm Level Optimization

For simplicity, we assume one butterfly operation or a modulo $p$ multiplication can be calculated in one clock cycle. Since each NTT contains $\lg n$ stages of butterfly operations and a butterfly operator takes 2 out of the total $n$ coefficients to compute their corresponding new values (line 9 – line 12 of Algorithm 1), a NTT computation consumes about $(\lg n \times 0.5n)$ clock cycles. As shown in Algorithm 2, a inverse-NTT computation requires $n$ more clock cycles than a NTT computation to multiply each coefficients with $n^{-1}$. Carefully examining Algorithm 3, we can find that it requires to calculate component-wise multiplication four times (line 2,3,8,12), NTT twice (line 5,6), and inverse-NTT once (line 10). Therefore, Algorithm 3 demands about $(4 \times n + 2 \times (\lg n \times 0.5n)) + (\lg n \times 0.5n + n) = 5n + 1.5n \lg n)$ clock cycles to calculate the product of two $n$-degree polynomials. However, it can be further optimized to speed up polynomial multiplication.
In [20], the authors proposed to merge the pre-computation (line 2,3 of Algorithm 3) into the NTT computation by changing line 7 of Algorithm 1 from $\omega = 1$ to $\omega = \omega_{2n}$. This technique saves around $(2 \times n)$ clock cycles. For more information, we refer the readers to [20].

Another optimization is based on the fact that: (i) the butterfly operator is usually re-used as a modulo $p$ multiplier to perform component-wise multiplications. For instance, by setting $x$ in Figure 1 to 0, the butterfly operator calculates modulo $p$ multiplication of $\omega$ and $y$, since $(0 + \omega y) \mod p$ is equal to $\omega y \mod p$. (ii) the constant factor $\omega$ is equal to 1 during the first stage of butterfly operations of inverse-NTT. Hence, the new coefficients of $x$ and $y$ can be simplified to calculate $(x + y) \mod p$ and $(x - y) \mod p$. Notice that, after performing component-wise-multiplication (line 8 of Algorithm 3), the butterfly operator calculates the first stage of butterfly operations of inverse-NTT (line 10 of Algorithm 3).

However, we can merge the post-computation in Algorithm 3 by simply multiplying the $i$-th element with constant factor $\psi^{-1}$ at the end of inverse-NTT computation. Only one component-wise multiplication is needed, and about $n$ clock cycles can be saved.

In Algorithm 3, we should multiply each element with $n^{-1}$ at the end of inverse-NTT computation (line 10), and multiply the $i$-th element of the result with constant factor $\psi^{-1}$ (line 12). In general, two component-wise multiplications are required. Therefore, we can merge the post-computation in Algorithm 3 (line 12) with the component-wise multiplication in Algorithm 2 (line 3) by simply multiplying the $i$-th element with constant factor $\psi^{-1}n^{-1}$ at the end of inverse-NTT computation. Only one component-wise multiplication is needed, and about $n$ clock cycles can be saved.

To sum up, the above optimization techniques can save $(2n + 0.5n + n)$ clock cycles. As a result, the required clock cycles of a sequential polynomial multiplication is reduced from $(5n + 1.5n \lg n)$ to $(1.5n + 1.5n \lg n)$.

### B. Scalable Polynomial Multiplication Architecture

To further speed up polynomial multiplication, we can exploit the parallel property of NTT. During $s$-th stage of butterfly operations of NTT or inverse-NTT computations, the $n$ coefficients are divided into $n/2$ disjoint subsets, where the $i$-th coefficient and the $(i+2^{s-1})$-th coefficient are in the same subset. Each butterfly operation operates on the two coefficients from a subset to get their corresponding new values. Therefore, there is no data dependence during each stage of butterfly operations, and we can exploit $b$ butterfly operators to operate on $b$ subsets in parallel. For simplicity, we suppose a butterfly operator is able to calculate the new values of a subset in one clock cycle. Thus, each stage of butterfly operations can be calculated in $\frac{n^2}{2}$ clock cycles. Since the butterfly operators can be re-used to compute component-wise multiplications and there is no data dependence during the computation of component-wise multiplications, $b$ butterfly operators can work in parallel to reduce the required clock cycles from $n$ to $\frac{n}{b}$. By examining Algorithm 3, we can find that it consists of NTT computations, inverse-NTT computations and component-wise multiplications. Therefore, $b$ butterfly operators can work in parallel to speed up polynomial multiplication by a factor of $b$. Based on these observations, we propose to exploit $b$ butterfly operators to build a family of scalable and efficient polynomial multiplier architectures, where $b$ is a power of 2 and $1 < b \leq n/2$.

Our proposed polynomial multiplier architectures consist of two RAM modules, ROM modules, $b$ configurable butterfly operators, a configurable network module (CNM), and a controller. Figure 2 shows the datapath of our polynomial multiplier with four butterfly operators. The two RAM modules are used to store the initial coefficients, the intermediate coefficients and the final results. Each RAM module is composed of $b/2$ banks, and each bank is built with simple dual-port RAMs, which can be read and written concurrently. A bank of each RAM module has $n/b$ cells and each cell can store $2 \lfloor \log p \rfloor$ bits. The ROM modules are used to store the constant factors. We will show the details of our ROM storage scheme in next section. The $b$ configurable butterfly operators are used to calculate butterfly operations or component-wise multiplications in parallel, which are shown in Figure 3. The CNM is used to buffer and shuffle the intermediate coefficients. Figure 4 shows the CNM used in our polynomial multiplier with four butterfly operators ($b = 4$). The datapath is driven by the controller, which generates the addresses and write signals for the RAM modules, addresses for the ROMs, the load and selection signals for the configurable butterfly operators and the CNM.

Before illustrating how the proposed polynomial multiplier architectures perform polynomial multiplication, we introduce the notations used in this section. Since each RAM module in the proposed architectures is composed of $b/2$ banks, and each bank has $n/b$ cells, the physical RAM address can be represented by $L = \lfloor \log (n/b) \rfloor$ bits and the bank index can be represented by $W = \lfloor \log (b/2) \rfloor$ bits. We denote the physical RAM address as $A_{L-1}A_{L-2}\cdots A_0$, where $A_i$ is either ‘0’ or ‘1’. The bank index is denoted by $B_{W-1}B_{W-2}\cdots B_1B_0$, where $B_i$ is ‘0’ or ‘1’. Since each cell can store $2 \lfloor \log p \rfloor$ bits, the cell can be logically partitioned into two channels, where each channel contains $\lfloor \log p \rfloor$ bits. We use 1-bit $C$ to indicate which channel the coefficient is stored. Therefore, the location of a coefficient can be represented by $A_{L-1}A_{L-2}\cdots A_1A_0B_{W-1}B_{W-2}\cdots B_1B_0C$, which is called the storage address. We denote by $a_{i,j}$ the $j$-th coefficient before performing $i$-th stage of butterfly operations, where $j$ is called the virtual address. And we use a mapping pattern to map the virtual address to the storage address. Figure 5 shows an example about how to map the virtual address of $a_{2,j}$ to the storage address $A_2A_1A_0B_0C$. For instance, to locate $a_{2,20}$, whose virtual address is $j = 20$ in decimal and $j = 10100$ in binary, we use the mapping pattern $A_2A_1B_0C_0A_0$ to figure
Fig. 2. The datapath of the proposed polynomial multiplier architecture (b=4). CNM represents configurable network module.

Fig. 3. The configurable butterfly operator. The addition and subtraction are modulo $p$. (a) Schematic. (b) Block diagram.

out that $A_2 = 1$, $A_1 = 0$, $B_0 = 1$, $C = 0$, $A_0 = 0$. Thus, the storage address is $A_2A_1A_0B_0C = 10010$ in binary, which means $a_{2,20}$ is stored at channel 0 of the fourth cell of bank 1.

Now we take a closer look at how the proposed polynomial multiplier architectures perform polynomial multiplications. In order to calculate the product of two $n$-degree polynomials in about $(1.5n + 1.5n \log n)/b$ clock cycles, our polynomial multiplier architectures work in pipelined fashion and partition the goal into several consecutive tasks:

- **task0**: calculate the first $L$ stages of butterfly operations of $\text{NTT}(\hat{a})$ and $\text{NTT}(\hat{s})$.
- **task1**: calculate the next $W$ stages of butterfly operations of $\text{NTT}(\hat{a})$ and $\text{NTT}(\hat{s})$.
- **task2**: calculate the last stage of butterfly operations of $\text{NTT}(\hat{a})$ and $\text{NTT}(\hat{s})$.
- **task3**: calculate the component-wise multiplications of $\text{NTT}(\hat{a})$ and $\text{NTT}(\hat{s})$ by the modulo $p$ multipliers of the butterfly operators, and calculate the first stage of butterfly operations of inverse-NTT by the adders and subtractors.
- **task4**: calculate the next $(L - 2)$ stages of butterfly operations of inverse-NTT.
- **task5**: calculate the $L$-th stage of butterfly operations of inverse-NTT.
- **task6**: calculate next $W$ stages of butterfly operations of inverse-NTT.
- **task7**: calculate the last stage of butterfly operations of inverse-NTT.
- **task8**: calculate the component-wise multiplications by configuring the butterfly operators as modulo $p$ multipliers.

Initially, the coefficients of polynomial $a$ and $s$ are stored at RAM_A and RAM_B respectively. The mapping pattern is $CB_{W-1}B_{W-2}\ldots B_1B_0A_{L-1}A_{L-2}\ldots A_0A_0$. The addresses are represented in the form of binary numbers.
Fig. 6. The contents of RAM_A during the computation of NTT(\hat{a}) using the proposed polynomial multiplier (n=32, b=4). $a_{0,j}$ represents the initial coefficients of polynomial $a$, $a_{i,j}$ $(0 < i < 6)$ represents the j-th coefficient before performing i-th stage of butterfly operations. $a_{i,j}$ represents j-th coefficient of the final results.

$a_{0,j}$ in Figure 6 shows how the coefficients of polynomial $a$ are initially stored at RAM_A. After bit-reverse operation, the mapping pattern is changed to $A_0A_1 \cdots A_{L-2}A_{L-1}B_0B_1 \cdots B_{W-2}B_{W-1}C$. Notice that, our polynomial multipliers only change the mapping pattern during bit-reverse operation, they does not need to perform any other operations. Then, our polynomial multipliers bit-reverse the physical memory address, and the mapping pattern is changed to $A_{L-1}A_{L-2} \cdots A_1A_0B_0B_1 \cdots B_{W-2}B_{W-1}C$.

During the computation of task0, the first L stages of butterfly operations of NTT($\hat{a}$) and NTT($\hat{s}$) are calculated in interleaved fashion. Since each RAM module contains b/2 banks, and each bank is able to provide 2 coefficients at each clock cycle, $b$ coefficients can be read and/or written at every clock cycle. As 2$b$ coefficients from RAM_A or RAM_B are manipulated to perform butterfly operations in interleaved fashion, each RAM module has two clocks to load the $2b$ coefficients and store the new $2b$ coefficients back. For instance, our polynomial multipliers load $b$ coefficients from RAM_A at $(2i+j)$-th clock cycle. At $(2i+j+1)$-th clock cycle, $b$ coefficients are read from both RAM_A and RAM_B, and the $2b$ coefficients from RAM_A are operated to perform butterfly operations in parallel. At $(2i+j+2)$-th clock cycle, another $b$ coefficients are loaded from RAM_B, and the $2b$ coefficients from RAM_B are operated by the $b$ butterfly operators. During the computation of s-th $(1 \leq s \leq L)$ stage of butterfly operations, the i-th, $(i+2^s-1)$-th, $(i+2^s)$-th, $(i+2^s+2^s-1)$-th, $\cdots$, $(i+2^s(b-1)$)-th, $(i+2^s(b-1)+2^s-1)$-th coefficients are loaded from the RAM module in two clock cycles. They are performed the s-th stage of butterfly operations by $b$ butterfly operators in parallel, and the new coefficients are shuffled by the CNM and stored back to the RAM in a way that the i'-th and $(i'+2^s)$-th coefficients are stored at the same cell. After s-th stage of butterfly operations, the mapping pattern is changed to $B_0B_1 \cdots B_{W-2}B_{W-1}CA_{L-1}A_{L-2} \cdots A_1A_0$.

During the calculation of task1, the next W stages of butterfly operations of NTT($\hat{a}$) and NTT($\hat{s}$) are calculated in parallel. At each clock cycle, $b$ coefficients are provided by RAM_A and operated by $b/2$ out of the total $b$ butterfly operators to perform butterfly operations of NTT($\hat{a}$), RAM_B also provides $b$ coefficients and the other $b/2$ butterfly operators manipulate these coefficients to perform butterfly operations of NTT($\hat{s}$). During the computation of s-th $(L < s \leq (L + W))$ stage of butterfly operations, by each clock cycle, the i-th, $(i+2^s)$-th, $(i+2^s+2^s)$-th, $(i+2^s(b-1))$-th, $\cdots$, $(i+2^s(b-1)+2^s)$-th coefficients are loaded from each RAM module, and they are performed the s-th stage of butterfly operations by $b/2$ butterfly operators in parallel. The new coefficients are shuffled by the CNM and stored back to the RAM in a way that the i'-th and $(i'+2^s)$-th coefficients are stored at the same cell. After s-th stage of butterfly operations, the mapping pattern is changed to $B_0B_1 \cdots B_{W-2}B_{W-1}A_{L-1}A_{L-2} \cdots A_1A_0$.

During task2, the last stage of butterfly operations of NTT($\hat{a}$) and NTT($\hat{s}$) are calculated in parallel. The butterfly operators work in the similar way with task1. However, the new coefficients are shuffled by the CNM and stored back to the RAM in a manner that the i'-th and $(i'+n/2)$-th coefficients are stored at the same cell. The mapping pattern remains $B_0B_1 \cdots B_{W-2}B_{W-1}A_{L-1}A_{L-2} \cdots A_1A_0$.

Before calculating $\lg n$ stages of butterfly operations of inverse-NTT, bit-reverse operation should be performed on all coefficients of $(NTT(\hat{a}) \circ NTT(\hat{s}))$. Based on the fact that $\text{bit} \ \text{reverse}(NTT(\hat{a}) \circ NTT(\hat{s}))$ is equal to $\text{bit} \ \text{reverse}(NTT(\hat{a})) \circ \text{bit} \ \text{reverse}(NTT(\hat{s}))$, we can perform bit-reverse operations before calculating component-wise multiplications. By performing bit-reverse operations, our polynomial multipliers simply change the mapping pattern from $CB_0B_1 \cdots B_{W-2}B_{W-1}A_{L-1}A_{L-2} \cdots A_1A_0$ to $A_0A_1 \cdots A_{L-2}A_{L-1}B_{W-1}B_{W-2} \cdots B_1B_0C$. Then,
our polynomial multipliers bit-reverse the physical RAM address, and the mapping pattern is changed to $A_{L-1}A_{L-2}\cdots A_1A_0B_{W-1}B_{W-2}\cdots B_1B_0C$.

Task3 calculates the component-wise multiplication by the modulo $p$ multipliers of the $b$ butterfly operators and calculates the first stage of inverse-NTT by the adders and subtractors. To perform task3, we divide the $b$ butterfly operators into two disjoint subsets, each subset contains $b/2$ butterfly operators. For instance, in Figure 2, the upper two butterfly operators are in the same subset, and the bottom two are in another one. At $2i$-th clock cycle, both RAM_A and RAM_B provide $b$ coefficients to the first subset. $2b$ coefficients are provided by RAM_A and RAM_B for the second subset at $(2i+1)$-th clock cycle. Each subset calculates the component-wise multiplications of the $2b$ coefficients in two clock cycles. The products are manipulated by the adders and subtractors to perform the first stage of butterfly operations of inverse-NTT. The new coefficients are shuffled by the CNM and stored back to the RAM in a way that the $i$-th and $(i'+2^l)$-th coefficients are stored at the same cell. The mapping pattern is changed to $A_{L-1}A_{L-2}\cdots A_1B_{W-1}B_{W-2}\cdots B_1B_0C_{A_{L-1}A_{L-2}\cdots A_1A_0}$ after $s$-th ($1 < s < L$) stage of butterfly operations. Therefore, after performing task4, the mapping pattern is $A_{L-1}B_{W-1}B_{W-2}\cdots B_1B_0C_{A_{L-1}A_{L-2}\cdots A_1A_0}$.

During the calculation of task5, the $b$ butterfly operators are exploited to calculate the $L$-th stage of butterfly operations of inverse-NTT. At each clock cycle, the $i$-th, $(i+2^L-1)$-th, $(i+2\times 2^L-1)$-th, $\cdots$, $(i+(b-1)\times 2^L-1)$-th coefficients are loaded from RAM_A and the $(i+b\times 2^L-1)$-th, $(i+(b+1)\times 2^L-1)$-th, $\cdots$, $(i+(2b-1)\times 2^L-1)$-th coefficients are loaded from RAM_B, the $2b$ coefficients are operated to get their corresponding new values. The new coefficients are shuffled by the CNM, which results in that the $i$-th and $(i'+2^L)$-th coefficients are stored at the same cell and the $i$-th and $(i'+2^L)$-th coefficients are stored at different RAM modules. Thus, the operands of the rest stages of butterfly operations are from the same RAM module. The mapping pattern is changed to $B_{W-1}B_{W-2}\cdots B_1B_0C_{A_{L-1}A_{L-2}\cdots A_1A_0}$ after the calculation of task5.

Task6 computes the next $W$ stages of butterfly operations of inverse-NTT. Our polynomial multipliers perform task6 in the similar way with task1. At each clock cycle, $b/2$ butterfly operators calculate butterfly operations on $b$ coefficients from RAM_A, and the other $b/2$ butterfly operators operate on $b$ coefficients from RAM_B. During the computation of $s$-th ($L < s \leq (L+W)$) stage of butterfly operations, the $i$-th, $(i+2^L)$-th, $(i+2\times 2^L)$-th, $(i+3\times 2^L)$-th, $\cdots$, $(i+(b-1)\times 2^L)$-th coefficients are manipulated by $b/2$ butterfly operators, and their new coefficients are shuffled by the CNM, which results in the $i$-th and $(i'+2^L)$-th coefficients are stored at the same cell. After $s$-th stage of butterfly operations, the mapping pattern is changed to $B_{W-1}B_{W-2}\cdots B_{s-1}C_{B_{s-1}A_{s-1}A_{s-2}\cdots A_1A_0}$. Hence, after performing task6, the mapping pattern is $C_{B_{W-1}B_{W-2}\cdots B_1B_0A_{L-1}A_{L-2}\cdots A_1A_0}$.

Our polynomial multipliers calculate task7 in the similar way with task2. At each clock cycle, $b$ coefficients from RAM_A and $b$ coefficients from RAM_B are manipulated to perform the last stage of butterfly operations of inverse-NTT. The new coefficients are shuffled by the CNM and stored back to the RAM in a manner that the $i$-th and $(i'+2^L)$-th coefficients are stored at the same cell. The mapping pattern is still $C_{B_{W-1}B_{W-2}\cdots B_1B_0A_{L-1}A_{L-2}\cdots A_1A_0}$, and $A_{L-1}$ indicates which RAM module the coefficient is stored.

During the computation of task8, our polynomial multipliers component-wise multiply the $i$-th coefficient with $\psi^{-i}n^{-1}$ by configuring the $b$ butterfly operators as modulo $p$ multipliers. At each clock cycle, $b$ coefficients are loaded from RAM_A or RAM_B, and they are manipulated by $b$ butterfly operators in parallel. The $b$ new coefficients are shuffled by the CNM and stored back to RAM_A, and the mapping pattern remains $C_{B_{W-1}B_{W-2}\cdots B_1B_0A_{L-1}A_{L-2}\cdots A_1A_0}$.

After these consecutive tasks, our polynomial multipliers finish computing the product of polynomial $a$ and $s$, and the result is stored at RAM_A. Notice that, the final mapping pattern is exactly the same as the initial mapping pattern, which means our polynomial multipliers storing the final coefficients in the same manner as storing the initial coefficients of $a$ and $s$.

C. ROM Storage Scheme

In the proposed polynomial multiplier architectures, we store the constant factors in ROMs instead of generating them on-the-fly. By examining Algorithm 3, we can tell that it requires to store $\psi^i$ ($0 \leq i < n$) for the pre-computation (line 2,3), $\omega_d^{2j}$, $(1 \leq s \leq \lg n, 0 \leq j < 2^s-1)$ for NTT computation (line 5,6), $\omega_d^{j}(1 \leq s \leq \lg n, 0 \leq j < 2^s-1)$ for inverse-NTT computation (line 10), and $\psi^{-i}$ ($0 \leq i < n$) for post-computation (line 12). Therefore, around $4n$ constant factors are needed to store in the ROM, where each constant factor takes $[\lg p]$ bits.

However, we can exploit the cancellation lemma [23] to reduce the required ROM storage, which states that $\omega_d^{k} = \omega_n^{k}$ for any integers $n \geq 0$, $k \geq 0$, and $d > 0$. Therefore, the following equation can be derived by exploiting the cancellation lemma:

$$\omega_d^{j} = \omega_d^{2j(s-\lg s)} = \omega_n^{(n-2^s)j},$$

where $1 \leq s \leq \lg n, 0 \leq j < 2^s-1$. It can be used to simplify the constant factor storage for NTT computation. Instead of storing $\omega_d^{2j}$, $(1 \leq s \leq \lg n, 0 \leq j < 2^s-1)$, we can only store $\omega_n^{j} (0 \leq j < \frac{n}{2})$ and resolve the other $\omega$s from these constant factors by (4). This technique can also be applied to simplify the constant factors for the inverse-NTT computation, which results in that only $(\omega_n^{j})^{-1}$ ($0 \leq j < \frac{n}{2}$) are required to store in the ROM.
As \( \omega_n \) is equal to \( \psi^2 \) and \( \psi^i \) \((0 \leq i < n)\) are needed to store for the pre-computation, we can further reduce the required ROM storage by resolving \( \omega_n^j \) \((0 \leq j < \frac{n}{2})\) from \( \psi \) instead of storing them in the ROM. Therefore, only \( \psi^i \) \((0 \leq i < n)\) are needed to store for the pre-computation and NTT computation.

Since we merge the post-computation in Algorithm 3 with the component-wise multiplication of inverse-NTT computation, we need to store \( \psi^{-i}n^{-1} \) \((0 \leq i < n)\). These constant factors are only required during the computation of task8, and each factor is operated by one specific butterfly operator. Therefore, we can divide these constant factors into different subsets, and each ROM only requires to store a subset instead of the whole \( n \) constant factors.

To sum up, each ROM in the proposed polynomial multiplier architectures needs to store \( \psi^i \) \((0 \leq i < n), (\omega_n^j)^{-1} \) \((0 \leq j < \frac{n}{2})\), and a subset of \( \psi^{-i}n^{-1} \) \((0 \leq i < n)\). In practical applications, the ROM module can be implemented with dual-port ROMs, where each port is able to perform read operations independently. Therefore, instead of \( b \) ROMs, our polynomial multipliers can be implemented with only \( b/2 \) ROMs.

IV. EXPERIMENTAL RESULTS AND PERFORMANCE

We have implemented the proposed polynomial multiplier architectures with 2/4/8 butterfly operators on the Xilinx Spartan-6 LX100 FPGA. The resource consumptions and the performance results were obtained from the Xilinx ISE 14.7 tool after place and route analysis. Notice that, the proposed architectures support polynomial multiplications for different degree \( n \) and moduli \( p \). However, in order to make a fair comparison with the design in [18], we target the same secure parameter sets \((n=256/512/1024/2048/4096, p=65537)\).

Table I shows the resource consumptions and performance of the proposed polynomial multiplier architectures. Recall that, our multipliers have two RAM modules, and each module is built with dual-port RAMs. A block RAM on Spartan-6 FPGAs store up to 18K bits of data, and can be configured as two independent 9Kb RAMs (denoted as 0.5 BRAM) [26]. Therefore, the 9Kb RAMs are configured as simple dual-port RAMs to build the two RAM modules in our polynomial multipliers. They are also configured as dual-port ROMs to build ROM modules in our implementations to store the constant factors. Table I reveals that our polynomial multipliers are capable to perform a \( n \)-degree polynomial multiplication in around \( (1.5n + 1.5n \lg n)/b \) clock cycles.

The comparison between the compact design in [18] and our polynomial multiplier with two butterfly operators \((b=2)\) is shown in Table II. Our design consumes one more DSP than the design in [18]. However, our implementation saves on average 31.16% slices and 28.85% Block RAMs. On the other hand, our polynomial multiplier reduces around 60.32% clock cycles and achieves a speedup of 3.02 times on average.

Since the proposed polynomial multiplier architectures support polynomial multiplications for different degree \( n \) and moduli \( p \), we have also implemented the proposed polynomial multipliers using the secure parameter sets proposed in [21] for different applications. The secure parameter sets are shown in Table III. In order to make a fair comparison with the design in [21], we have implemented the modulo \( p \) modules using the same technique presented in [21]. How to choose the secure parameter set and design the modulo \( p \) module is out of the scope of this paper, the interested reader might refer to [12], [21] for more information.

Table IV shows the comparison of our polynomial multiplier \((b=4)\) with the high-speed design in [21]. Our implementation takes on average 51.74% more slices than the implementation in [21]. However, our implementation reduces on average 22.12% Block RAMs. Moreover, it saves on average 44.27% clock cycles and speeds up polynomial multiplication by a factor of about 1.76.

Since extra clock cycles are required to fill in the pipeline, and idle clock cycles may be introduced to avoid read/write collision between different stages of butterfly operations, the utilization rate of the integer multipliers of the \( b \) butterfly operators cannot achieve 100% in our implementations. The utilization rate of the integer multipliers is defined as follows:

\[
\text{utilization rate} = \frac{\text{RM}}{\text{TC} \times \text{NM}},
\]

where \( \text{RM} \) is the theoretically total integer multiplications required to perform a polynomial multiplication, \( \text{TC} \) is the total clock cycles required to perform a polynomial multiplication in the implementation, and \( \text{NM} \) is the number of integer multipliers in the design. Recall that, Algorithm 3 has been optimized to calculate NTT twice, inverse-NTT once, component-wise multiplication twice, and the first stage of butterfly operations of inverse-NTT are merged into component-wise multiplications. Since NTT demands \((n/2 \times \lg n)\) integer multiplications, inverse-NTT demands \((n/2 \times (\lg n - 1) + n)\) integer multiplications, and component-wise multiplication demands \( n \) integer multiplications, \((n/2 \times \lg n) \times 2 + (n/2 \times (\lg n - 1) + n) \times 2 = (1.5n \lg n + 1.5n)\) integer multiplications are required to perform a polynomial multiplication.

Table V shows the utilization rate of integer multipliers in different implementations. The utilization rate in our design is on average 95.19%, which improves the utilization rate in [21] by about 42.27%. As the modulo \( p \) modules are used to reduce the product generated from the integer multipliers to the interval \([0, p)\), its utilization rate is equal to the utilization rate of the integer multipliers. In other words, our design also improves the utilization rate of the modulo \( p \) modules by about 42.27%.

V. CONCLUSION

A family of efficient and scalable NTT based polynomial multiplier architectures are presented for Ring-LWE.
TABLE I
IMPLEMENTATION RESULTS OF THE PROPOSED SCALABLE POLYNOMIAL MULTIPLIER ARCHITECTURES ON A SPARTAN-6 LX100 FPGA. THE COLUMN “MU/s” CONTAINS THE NUMBER OF POLYNOMIAL MULTIPLICATIONS THAT CAN BE CALCULATED PER SECOND.

<table>
<thead>
<tr>
<th>n</th>
<th>b</th>
<th>Flip-Flop</th>
<th>LUT</th>
<th>Slice</th>
<th>DSP</th>
<th>BRAM</th>
<th>Period (ns)</th>
<th>Cycles</th>
<th>Latency (μs)</th>
<th>Mul/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>256</td>
<td>2</td>
<td>1050</td>
<td>989</td>
<td>394</td>
<td>2</td>
<td>2</td>
<td>4.133</td>
<td>1779</td>
<td>7.353</td>
<td>136006</td>
</tr>
<tr>
<td>256</td>
<td>4</td>
<td>1830</td>
<td>1629</td>
<td>695</td>
<td>4</td>
<td>3</td>
<td>4.189</td>
<td>917</td>
<td>3.841</td>
<td>260327</td>
</tr>
<tr>
<td>256</td>
<td>8</td>
<td>3420</td>
<td>3073</td>
<td>1183</td>
<td>8</td>
<td>6</td>
<td>4.956</td>
<td>492</td>
<td>2.438</td>
<td>410113</td>
</tr>
<tr>
<td>512</td>
<td>2</td>
<td>1076</td>
<td>1042</td>
<td>418</td>
<td>2</td>
<td>2.5</td>
<td>4.136</td>
<td>3895</td>
<td>16.110</td>
<td>62074</td>
</tr>
<tr>
<td>512</td>
<td>4</td>
<td>1853</td>
<td>1671</td>
<td>648</td>
<td>4</td>
<td>4</td>
<td>4.292</td>
<td>1977</td>
<td>8.485</td>
<td>117851</td>
</tr>
<tr>
<td>512</td>
<td>8</td>
<td>3458</td>
<td>3376</td>
<td>1218</td>
<td>8</td>
<td>8</td>
<td>4.447</td>
<td>1021</td>
<td>4.540</td>
<td>220245</td>
</tr>
<tr>
<td>1024</td>
<td>2</td>
<td>1105</td>
<td>1082</td>
<td>445</td>
<td>2</td>
<td>4.5</td>
<td>4.198</td>
<td>8507</td>
<td>35.712</td>
<td>280801</td>
</tr>
<tr>
<td>1024</td>
<td>4</td>
<td>1879</td>
<td>1708</td>
<td>717</td>
<td>4</td>
<td>6</td>
<td>4.272</td>
<td>4285</td>
<td>18.306</td>
<td>54628</td>
</tr>
<tr>
<td>1024</td>
<td>8</td>
<td>3468</td>
<td>3108</td>
<td>1223</td>
<td>8</td>
<td>12</td>
<td>4.538</td>
<td>2177</td>
<td>9.879</td>
<td>101222</td>
</tr>
<tr>
<td>2048</td>
<td>2</td>
<td>1119</td>
<td>1091</td>
<td>448</td>
<td>2</td>
<td>9</td>
<td>4.205</td>
<td>18495</td>
<td>77.771</td>
<td>12858</td>
</tr>
<tr>
<td>2048</td>
<td>4</td>
<td>1897</td>
<td>1734</td>
<td>757</td>
<td>4</td>
<td>12</td>
<td>4.211</td>
<td>9281</td>
<td>39.082</td>
<td>25587</td>
</tr>
<tr>
<td>2048</td>
<td>8</td>
<td>3503</td>
<td>3276</td>
<td>1317</td>
<td>8</td>
<td>18</td>
<td>4.538</td>
<td>4677</td>
<td>21.224</td>
<td>47715</td>
</tr>
<tr>
<td>4096</td>
<td>2</td>
<td>1141</td>
<td>1154</td>
<td>476</td>
<td>2</td>
<td>18</td>
<td>4.133</td>
<td>40003</td>
<td>165.332</td>
<td>6048</td>
</tr>
<tr>
<td>4096</td>
<td>4</td>
<td>1920</td>
<td>1793</td>
<td>742</td>
<td>4</td>
<td>24</td>
<td>4.343</td>
<td>20037</td>
<td>87.021</td>
<td>11491</td>
</tr>
<tr>
<td>4096</td>
<td>8</td>
<td>3525</td>
<td>3382</td>
<td>1358</td>
<td>8</td>
<td>36</td>
<td>4.408</td>
<td>10057</td>
<td>44.331</td>
<td>22553</td>
</tr>
</tbody>
</table>

TABLE II
COMPARISON OF OUR实施 (b=2) WITH THE COMPACT DESIGN IN [18] ON A SPARTAN-6 LX100 FPGA.

<table>
<thead>
<tr>
<th>Design</th>
<th>n</th>
<th>Slice</th>
<th>DSP</th>
<th>BRAM</th>
<th>Period (ns)</th>
<th>Cycles</th>
<th>Cycle Reduction</th>
<th>Latency (μs)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design [18]</td>
<td>256</td>
<td>520</td>
<td>1</td>
<td>2.5</td>
<td>4.785</td>
<td>4774</td>
<td>–</td>
<td>22.844</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>256</td>
<td>394</td>
<td>2</td>
<td>4.136</td>
<td>1779</td>
<td>62.74%</td>
<td>7.353</td>
<td>×3.11</td>
<td>–</td>
</tr>
<tr>
<td>Design [18]</td>
<td>512</td>
<td>615</td>
<td>1</td>
<td>4</td>
<td>5.102</td>
<td>10014</td>
<td>–</td>
<td>51.091</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>512</td>
<td>418</td>
<td>2</td>
<td>2.5</td>
<td>4.136</td>
<td>3895</td>
<td>61.10%</td>
<td>16.110</td>
<td>×3.17</td>
</tr>
<tr>
<td>Design [18]</td>
<td>1024</td>
<td>659</td>
<td>1</td>
<td>6.5</td>
<td>5.000</td>
<td>21278</td>
<td>–</td>
<td>106.390</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>1024</td>
<td>445</td>
<td>2</td>
<td>4.5</td>
<td>4.198</td>
<td>8507</td>
<td>60.02%</td>
<td>35.712</td>
<td>×2.98</td>
</tr>
<tr>
<td>Design [18]</td>
<td>2048</td>
<td>707</td>
<td>1</td>
<td>12.5</td>
<td>4.902</td>
<td>45326</td>
<td>–</td>
<td>222.188</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>2048</td>
<td>448</td>
<td>2</td>
<td>9</td>
<td>4.205</td>
<td>18495</td>
<td>59.20%</td>
<td>77.771</td>
<td>×2.86</td>
</tr>
<tr>
<td>Design [18]</td>
<td>4096</td>
<td>684</td>
<td>1</td>
<td>25</td>
<td>5.076</td>
<td>96526</td>
<td>–</td>
<td>489.966</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>4096</td>
<td>476</td>
<td>2</td>
<td>18</td>
<td>4.133</td>
<td>40003</td>
<td>58.56%</td>
<td>165.332</td>
<td>×2.96</td>
</tr>
</tbody>
</table>

TABLE IV
COMPARISON OF OUR IMPLEMENTATION (b=4) WITH THE HIGH-SPEED DESIGN IN [21] ON A SPARTAN-6 LX100 FPGA.

<table>
<thead>
<tr>
<th>Design</th>
<th>n</th>
<th>Slice</th>
<th>DSP</th>
<th>BRAM</th>
<th>Period (ns)</th>
<th>Cycles</th>
<th>Cycle Reduction</th>
<th>Latency (μs)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design [21]</td>
<td>256</td>
<td>580</td>
<td>16</td>
<td>8.5</td>
<td>3.802</td>
<td>1630</td>
<td>39.51%</td>
<td>6.197</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>256</td>
<td>1075</td>
<td>16</td>
<td>16</td>
<td>3.838</td>
<td>986</td>
<td>3.784</td>
<td>×1.64</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>512</td>
<td>1284</td>
<td>16</td>
<td>7</td>
<td>3.900</td>
<td>2001</td>
<td>44.88%</td>
<td>7.804</td>
<td>×1.84</td>
</tr>
<tr>
<td>This work</td>
<td>1024</td>
<td>1412</td>
<td>16</td>
<td>11</td>
<td>4.250</td>
<td>4300</td>
<td>46.05%</td>
<td>18.275</td>
<td>×1.77</td>
</tr>
<tr>
<td>Design [21]</td>
<td>2048</td>
<td>2374</td>
<td>64</td>
<td>50</td>
<td>4.751</td>
<td>17454</td>
<td>–</td>
<td>82.923</td>
<td>–</td>
</tr>
<tr>
<td>This work</td>
<td>2048</td>
<td>2842</td>
<td>64</td>
<td>40</td>
<td>4.995</td>
<td>9314</td>
<td>46.64%</td>
<td>46.523</td>
<td>×1.78</td>
</tr>
</tbody>
</table>

TABLE V
UTILIZATION RATE OF THE INTEGER MULTIPLIERS IN OUR IMPLEMENTATION AND THE DESIGN IN [21].

<table>
<thead>
<tr>
<th>Design</th>
<th>n</th>
<th>Required Multiplications (RM)</th>
<th>Cycles (TC)</th>
<th>Number of Multipliers (NM)</th>
<th>Utilization Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design [21]</td>
<td>256</td>
<td>3456</td>
<td>1630</td>
<td>4</td>
<td>53.01%</td>
</tr>
<tr>
<td>This work</td>
<td>256</td>
<td>3456</td>
<td>986</td>
<td>4</td>
<td>87.63%</td>
</tr>
<tr>
<td>Design [21]</td>
<td>512</td>
<td>7680</td>
<td>3630</td>
<td>4</td>
<td>52.89%</td>
</tr>
<tr>
<td>This work</td>
<td>512</td>
<td>7680</td>
<td>2001</td>
<td>4</td>
<td>95.95%</td>
</tr>
<tr>
<td>Design [21]</td>
<td>1024</td>
<td>16896</td>
<td>7971</td>
<td>4</td>
<td>52.99%</td>
</tr>
<tr>
<td>This work</td>
<td>1024</td>
<td>16896</td>
<td>4300</td>
<td>4</td>
<td>98.23%</td>
</tr>
<tr>
<td>Design [21]</td>
<td>2048</td>
<td>36864</td>
<td>17454</td>
<td>4</td>
<td>52.80%</td>
</tr>
<tr>
<td>This work</td>
<td>2048</td>
<td>36864</td>
<td>9314</td>
<td>4</td>
<td>98.95%</td>
</tr>
</tbody>
</table>
based cryptosystems. The proposed architectures can calculate the product of two \( n \)-degree polynomials in about \((1.5n + 1.5n \log n)/b\) clock cycles, which provide designers with a trade-off choice of speed vs. area. The implementation results of the proposed polynomial multipliers on a Spartan-6 FPGA show that our polynomial multiplier architectures achieve a speedup of 3 times on average while consuming less slices and block RAMs than the compact design. The results also show that our implementation is faster than the state of the art of high-speed design by a factor of about 1.76. Meanwhile, our design reduces on average 22.12% Block RAMs and improves the utilization rate of main data processing units by about 42.27%.

REFERENCES


