Reducing Depth in Constrained PRFs: From Bit-Fixing to NC$^{1*}$

Nishanth Chandran† Srinivasan Raghuraman† Dhinakaran Vinayagamurthy§

Abstract

The candidate construction of multilinear maps by Garg, Gentry, and Halevi (Eurocrypt 2013) has lead to an explosion of new cryptographic constructions ranging from attribute-based encryption (ABE) for arbitrary polynomial size circuits, to program obfuscation, and to constrained pseudorandom functions (PRFs). Many of these constructions require $\kappa$-linear maps for large $\kappa$. In this work, we focus on the reduction of $\kappa$ in certain constructions of access control primitives that are based on $\kappa$-linear maps; in particular, we consider the case of constrained PRFs and ABE. We construct the following objects:

- A constrained PRF for arbitrary circuit predicates based on $(n + \ell_{OR} - 1)$–linear maps (where $n$ is the input length and $\ell_{OR}$ denotes the OR-depth of the circuit).
- For circuits with a specific structure, we also show how to construct such PRFs based on $(n + \ell_{AND} - 1)$–linear maps (where $\ell_{AND}$ denotes the AND-depth of the circuit).

We then give a black-box construction of a constrained PRF for NC$^1$ predicates, from any bit-fixing constrained PRF that fixes only one of the input bits to 1; we only require that the bit-fixing PRF have certain key homomorphic properties. This construction is of independent interest as it sheds light on the hardness of constructing constrained PRFs even for “simple” predicates such as bit-fixing predicates.

Instantiating this construction with the bit-fixing constrained PRF from Boneh and Waters (Asiacrypt 2013) gives us a constrained PRF for NC$^1$ predicates that is based only on $n$-linear maps, with no dependence on the predicate. In contrast, the previous constructions of constrained PRFs (Boneh and Waters, Asiacrypt 2013) required $(n + \ell + 1)$–linear maps for circuit predicates (where $\ell$ is the total depth of the circuit) and $n$-linear maps even for bit-fixing predicates.

We also show how to extend our techniques to obtain a similar improvement in the case of ABE and construct ABE for arbitrary circuits based on $(\ell_{OR} + 1)$–linear (respectively $(\ell_{AND} + 1)$–linear) maps.

1 Introduction

The breakthrough work on multilinear maps $[GGH13a]$ has found tremendous applications in various areas of cryptography. It has lead to attribute-based encryption (ABE) for all polynomial size circuits $[GGH + 13c]$, indistinguishability obfuscation and functional encryption for general circuits $[GGH + 13b]$, constrained pseudorandom functions $[BW13]$, and so on. Many of these constructions require $\kappa$-linear maps for large $\kappa$. Larger $\kappa$ leads to more inefficient schemes and stronger hardness assumptions. In this work, we are interested in exploring the reduction of $\kappa$ in such constructions – specifically, we consider the case of constrained PRFs and ABE.

Constrained Pseudorandom Functions. A pseudorandom function (PRF) is a keyed function, $F_k(x)$, that is computationally indistinguishable from a truly random function, even to an adversary who has oracle access to the function (but has no knowledge about the key $k$). Constrained PRFs (introduced in $[BW13]$ $[BGI14]$ $[KPTZ13]$), allow the owner of $k$ to give out a constrained key $k_f$, for a predicate $f$, such that any user who has $k_f$ can evaluate...
$F_k(x) \text{ iff } f(x) = 1$. The security requirement on all points $x$, such that $f(x) = 0$ is the same as that of standard PRFs.

Boneh and Waters [BW13] show how to construct constrained PRFs for bit-fixing predicates using an $n$–linear map (where $n$ is the input length to the PRF), and also how to construct constrained PRFs for arbitrary circuit predicates using an $(n + \ell + 1)$–linear map (where $\ell$ is the total depth of the circuit predicate). Constrained PRFs can be used to construct broadcast encryption with small ciphertext length, identity-based key exchange, and policy-based key distribution.

**Attribute Based Encryption.** Attribute based encryption (ABE) [SW05] allows a more fine-grained access policy to be embedded into public-key encryption. In more detail, in ABE schemes, there is a master authority who owns $sk$ and publishes public parameters as well as a relation $R(x, y)$. A user who encrypts a message $m$, creates a ciphertext under some string $x$ (that can specify some policy), to obtain $\text{Enc}_{sk}(m, x)$. The master authority can give a user a secret key $sk_y$. Now, this user can use $sk_y$ to decrypt $\text{Enc}_{pk}(m, x)$ and obtain $m$ iff $R(x, y) = 1$; otherwise, the user obtains no information about $m$. ABE, for the class of relations $R \in \text{NC}^1$ can be constructed based on bilinear maps [GPSW06]. Recently, the work of [GGH13c] shows how to construct ABE for arbitrary circuits based on $(\ell + 1)$–linear maps (where $\ell$ is the depth of the relation $R$ when expressed as a boolean circuit), while [GVW13] also show how to construct ABE for arbitrary circuits based on the Learning with Errors (LWE) hardness problem.

### 1.1 Our Results

In this work, we show the following results:

- We construct constrained PRFs for arbitrary circuit predicates using an $(n + \ell_{OR} - 1)$–linear map, where $n$ is the input length to the PRF and $\ell_{OR}$ denotes the OR-depth of the constraint $f$ when expressed as a boolean circuit (informally, the OR-depth of a circuit is defined to be the maximum number of OR gates from input wires to the output wire along any path in the circuit). We believe that the reduction in linearity is important even in cases when it is not an asymptotic improvement as lower linearity results in a weaker hardness assumption.

- Next, we construct constrained PRFs for circuit predicates using an $(n + \ell_{AND} - 1)$–linear map, where $\ell_{AND}$ denotes the AND-depth of the constraint $f$ (informally, the AND-depth of a circuit is defined to be the maximum number of AND gates from input wires to the output wire along any path in the circuit). Although in this construction, we require the circuit to be of a specific structure, we show that for several circuits, our construction reduces the number of levels of multilinear map needed.

- Then, we show (in a black-box manner) how to convert any bit-fixing constrained PRF that fixes only one bit to 1 into a constrained PRF for $\text{NC}^1$ circuits; we only require that the bit-fixing PRF have certain additive key-homomorphic properties. We believe this construction to be of independent interest as the only known (non-trivial) constructions of constrained PRFs are based on multilinear maps.

  By instantiating this construction with the bit-fixing constrained PRF of Boneh and Waters [BW13], we obtain a constrained PRF for all predicates $f \in \text{NC}^1$ using an $n$–linear map. In particular, the number of levels in our construction has no dependence on $f$.

- Finally, we show how to extend our techniques to construct ABE schemes from lesser levels of multi-linear maps.

Similar to [BW13], all our constructions are based on the $\kappa$-Multilinear Decisional Diffie-Hellman ($\kappa$-MDDH) assumption and achieve selective security (i.e., the adversary must commit to the challenge query at the beginning of the security game); as in [BW13], we can achieve standard security via complexity leveraging. We remark that our techniques can be extended to the constructions of verifiable constrained PRFs [Fuc14, CRV14], thereby leading to a similar lowering of $\kappa$.

\[1\] By symmetry, we can also start with a bit-fixing constrained PRF that fixes only one bit to 0.
Other related works. The work of [FKPR14] considers the prefix-fixing constrained PRF from the classical GGM construction [GGM86], and shows how to avoid an exponential (in \( n \)) loss in security when going from selective security to adaptive security. Their work also shows that any “simple” reduction, that proves full security of the bit-fixing constrained PRF of [BW13], from a non-interactive hardness assumption, must incur an exponential security loss. The work of [HKKW14] shows how to construct adaptively secure constrained PRFs for circuits from indistinguishability obfuscation in the random oracle model. More recently, key-homomorphic constrained PRFs were constructed in [BVI15] \[\text{BFP}^{+15}\]. Similar to us, Banerjee et al. \[\text{BFP}^{+15}\] also observe that [BW13] is “key-homomorphic”.

Security of multilinear maps. After the initial work of Garg et al. \[\text{GGH13a}\], Coron, Lepoint and Tibouchi proposed a multilinear maps construction over the integers \[\text{CLT13}\] also based on ideal lattices. But, Cheon, Han, Lee, Ryu and Stehlé \[\text{CHL}^{+15}\] proposed an attack which completely broke the CLT scheme by recovering the secret parameters of the scheme in polynomial time. Coron et al. \[\text{CLT15}\] proposed another candidate construction. This was broken recently by Cheon et al. \[\text{CLR15}\] and Minaud et al. \[\text{MP15}\]. Hu and Jia \[\text{HJ15}\] also recently showed that the \(\kappa\)-MDDH assumption in \[\text{GGH13a}\] does not hold when encodings of zero are provided. Independent of these, Gentry, Gorbunov and Halevi \[\text{GGH15}\] proposed a multilinear maps construction based on random lattices but with the map defined with respect to a directed acyclic graph.

We do not rely on the security of any specific multilinear maps scheme. Since we do not give low-level encodings of zero in our construction, any scheme \[\text{GGH13a} \text{CLT13} \text{CLT15}\] which is secure under the \(\kappa\)-MDDH assumption can be used to instantiate our constructions.

1.2 Our Techniques

Our starting point is the constrained PRF construction of [BW13] for arbitrary circuit predicates. We first view these, Gentry, Gorbunov and Halevi \[\text{GGH15}\] proposed a multilinear maps construction based on \(\text{multilinear maps}\) from either \(\text{GGH15}\) or \(\text{GGH13a}\) does not hold when encodings of zero are provided. Independent of these, Gentry, Gorbunov and Halevi \[\text{GGH15}\] proposed a multilinear maps construction based on \(\text{random lattices}\) but with the map defined with respect to a directed acyclic graph.

We do not rely on the security of any specific multilinear maps scheme. Since we do not give low-level encodings of zero in our construction, any scheme \[\text{GGH13a} \text{CLT13} \text{CLT15}\] which is secure under the \(\kappa\)-MDDH assumption can be used to instantiate our constructions.

1.2 Our Techniques

Our starting point is the constrained PRF construction of [BW13] for arbitrary circuit predicates. We first view this construction differently as follows. Let the PRF in [BW13] be denoted by \(\text{PRF}_{n+\ell}(u, x)\), where \(u\) is the key of the PRF, \(x\), an \(n\)-bit string, is the input to the PRF, and \(\text{PRF}_{n+\ell}\) denotes that the PRF output is at the \((n+\ell)\)-level of the multilinear map (where \(\ell\) denotes the depth of the constraint \(f\)). Now, in order to give out a constrained key for \(f\), we first pick a random value \(r_w\) for every wire \(w\) in the circuit. Let \(j\) denote the depth of this wire in the circuit. Now, for a given \(x\) such that \(f(x) = 1\), the idea is to give a key that will enable the user to compute \(\text{PRF}_{n+j}(r_w, x)\) for all wires \(w\) in the circuit that evaluate to 1 on \(x\). Doing this inductively will allow the computation of \(\text{PRF}_{n+\ell}(u, x)\). Let \(w\) be an output to some gate in the circuit and let \(A(w), B(w)\) be the input wires corresponding to this gate. If this gate is an AND (respectively OR) gate, we give a key, that will allow a user to compute \(\text{PRF}_{n+j}(r_w, x)\) from the values \(\text{PRF}_{n+j-1}(r_A(w), x)\) AND (respectively OR) \(\text{PRF}_{n+j-1}(r_B(w), x)\).

Free AND construction. Our first observation is that for AND gates, one must be able to compute the PRF value corresponding to wire \(w\) iff one has the PRF values corresponding to both \(A(w)\) and \(B(w)\). Now, suppose the PRF under consideration is “additively homomorphic” in some sense. Then, we observe that given \(\text{PRF}_{n+j-1}(r_A(w), x)\) and \(\text{PRF}_{n+j-1}(r_B(w), x)\), one can compute \(\text{PRF}_{n+j-1}(r_w, x)\), without the need for additional keys and without jumping a level in the multilinear map as long as we set \(r_A(w)\) and \(r_B(w)\) to be random additive shares of \(r_w\). Now, this ensures that AND gates are “free” in the circuit. The OR gates are handled exactly as in the case of [BW13]. This leads to a construction that only makes use of a \((n+\ell_{\text{OR}}-1)\)-linear map.

While this is the main change made to the construction, the proof of security now requires attention. At a very high level, [BW13] could embed a part of the “hard problem” from the hardness assumption at every layer of the circuit as they give out keys for all gates in the circuits. In our case, we do not have that luxury. In particular, since we do not give any keys for AND gates, the structure of the hard problem may be distorted after multiple evaluations of AND gates. In order to overcome this, we must carefully give out the keys at OR levels to “reset” the problem to be of our preferred form. This enables us to then prove security.

Free OR construction. Now, suppose we turn our attention towards the OR gates alone. Note, that one must be able to compute the PRF value corresponding to wire \(w\) iff one has the PRF values corresponding to \(\text{either } A(w)\) or \(B(w)\). Now, suppose we set \(r_w = r_A(w) = r_B(w)\), then this enables the computation of \(\text{PRF}_{n+j-1}(r_w, x)\) from either \(\text{PRF}_{n+j-1}(r_A(w), x)\) or \(\text{PRF}_{n+j-1}(r_B(w), x)\), without the need for additional keys and without jumping a level in the multilinear map. However, doing this na"ively would lead to a similar “backtracking attack” as the attack described by [GGH13c] in the context of ABE. In more detail, note that if \(A(w) = 0\) and \(B(w) = 1\), one can indeed (rightly) compute \(\text{PRF}_{n+j-1}(r_w, x)\) from \(\text{PRF}_{n+j-1}(r_B(w), x)\) as both \(B(w)\) and \(w\) are 1. However, this also enables the (unauthorized) computation of \(\text{PRF}_{n+j-1}(r_A(w), x)\), and if this wire had a fan-out greater than 1,
this would lead to an attack on the security of the PRF. Here, we show that if the circuit had a specific structure, then such a construction can still be made to work. We show that several circuits can be converted to this form (with a polynomial blowup) that results in a reduction in the number of multilinear levels needed. We remark that for the construction (and proof) to succeed, one must carefully select the random key values on the circuit for the constrained key, starting backwards, from the output wire in the circuit.

**NC\(^1\) construction.** While we obtain our construction of constrained PRF for NC\(^1\) circuits by combining the above two techniques, we note that the proof of security is tricky and requires the simulator to carefully set the random keys in the simulation. In particular, let \(x^*\) be the challenge input to the PRF. Now, suppose, the simulator must give out a constrained key for a circuit \(f\) such that \(f(x^*) = 0\). The simulator must choose all the random keys of the PRFs on each wire in such a way that for all wires that evaluate to 1 on \(x^*\), the key is either chosen randomly by the simulator or can be computed from values that are chosen randomly by the simulator. We show that this can be indeed done by the simulator, thus resulting in the proof of security.

We then show how to generalize this construction to obtain a constrained PRF for NC\(^1\) circuits from any constrained PRF for bit-fixing predicates that fixes only one bit and has certain additively homomorphic properties. We believe this construction to be of independent interest as till date, constrained PRFs for any non-trivial predicate, are known only on multilinear maps.

Finally, we show how to extend our Free AND/OR techniques to the case of ABE. This gives an ABE based on \((\ell_{\text{OR}} + 1)\)-linear and \((\ell_{\text{AND}} + 1)\)-linear maps respectively, improving upon the \((\ell + 1)\)-linear map construction of [GGH\(^{+}13\)]c.

### 1.3 Organization

In Section 2, we define constrained PRFs and ABE as well as state the hardness assumption that we make. We also present circuit notation that is used in the rest of the paper. In Section 3, we describe our \((n + \ell_{\text{OR}} - 1)\)-linear map construction of constrained PRF for arbitrary circuits. We outline our \((n + \ell_{\text{AND}} - 1)\)-linear map construction in Section 4. We present our \(n\)-linear map construction of constrained PRF for NC\(^1\) circuits in Section 5 and the black-box construction of constrained PRF for NC\(^1\) circuits from bit-fixing constrained PRFs in Section 6. We finally show the extension of our results to ABE in Appendix ??.

## 2 Preliminaries

### 2.1 Definitions

**Constrained Pseudorandom Functions.** A pseudorandom function (PRF) \(F : \mathcal{K} \times \mathcal{X} \rightarrow \mathcal{Y}\), is a deterministic polynomial (in security parameter \(\lambda\)) time algorithm, that on input a key \(k \in \mathcal{K}\) and an input \(x \in \mathcal{X}\), outputs \(F(k, x) \in \mathcal{Y}\). \(F\) has a setup algorithm \text{Setup}(\lambda) that on input \(\lambda\), outputs a key \(k \in \mathcal{K}\).

**Definition 2.1.** A PRF \(F : \mathcal{K} \times \mathcal{X} \rightarrow \mathcal{Y}\) is said to be constrained with respect to a set system \(\mathcal{S} \subseteq \mathcal{X}\) if there is an additional key space \(\mathcal{K}_{\mathcal{c}}\), and there exist algorithms \((\text{F.Constrain}, \text{F.Evaluate})\) such that

- \(\text{F.Constrain}(k, S)\) is a randomized polynomial time algorithm that takes as input a PRF key \(k \in \mathcal{K}\) and the description of a set \(S \in \mathcal{S}\). It outputs a constrained key \(k_{S} \in \mathcal{K}_{\mathcal{c}}\) which enables the evaluation of \(F(k, x)\) for all \(x \in S\) and no other \(x\);

- \(\text{F.Evaluate}(k_{S}, x)\) is a deterministic polynomial time algorithm that takes as input a constrained key \(k_{S} \in \mathcal{K}_{\mathcal{c}}\) and an input \(x \in \mathcal{X}\). If \(k_{S}\) is the output of \(\text{F.Constrain}(k, S)\) for some \(k \in \mathcal{K}\), then \(\text{F.Evaluate}(k_{S}, x)\) outputs \(F(k, x)\) if \(x \in S\) and \(\perp\) otherwise, where \(\perp \notin \mathcal{Y}\). We will use the shorthand \(F(k_{S}, x)\) for \(\text{F.Evaluate}(k_{S}, x)\).

The security of constrained PRFs informally states that given several constrained keys, as well as the output of the PRF on several points of the adversary’s choice, the PRF looks random at all points that the adversary could not have computed himself. Let \(F : \mathcal{K} \times \mathcal{X} \rightarrow \mathcal{Y}\) be a constrained PRF with respect to a set system \(\mathcal{S}\). Define two experiments \(\text{Exp}_0\) and \(\text{Exp}_1\). For \(b \in \{0, 1\}\), \(\text{Exp}_b\) proceeds as follows:

1. First, a random key \(k \in \mathcal{K}\) is chosen, and two sets \(C, V \subseteq \mathcal{X}\) are initialized to \(\emptyset\). \(C\) will keep track of points on which the adversary will be challenged and \(V\) will keep track of points on which the adversary can compute the PRF himself. The experiments will maintain the invariant that \(C \cap V = \emptyset\).
Definition 2.2. A constrained PRF $F: \mathcal{K} \times \mathcal{X} \rightarrow \mathcal{Y}$, is said to be secure, if for all PPT adversaries $\mathcal{A}$, we have that $\text{Adv}_{\mathcal{A},F,S}(\lambda)$ is negligible in $\lambda$.

Remark. When constructing constrained pseudorandom functions, it will be more convenient to work with the definition where the adversary is allowed to issue only a single challenge query. A standard hybrid argument shows that this definition is equivalent to the one where an adversary is allowed to issue multiple challenge queries. A constrained PRF is selectively secure if the adversary commits to this single challenge query at the beginning of the experiment.

Attribute-based Encryption. An attribute-based encryption (ABE) scheme has the following algorithms:

- **Setup$(1^\lambda, n, \ell)$**: This algorithm takes as input the security parameter $\lambda$, the length $n$ of input descriptors in the ciphertext, and a bound $\ell$ on the circuit depth. It outputs the public parameters $PP$ and the master secret key $MSK$.

- **Encrypt$(PP, x, M)$**: This algorithm takes as input the public parameters, $x \in \{0,1\}^n$ (representing the assignment of boolean variables) and a message $M$. It outputs a ciphertext $CT$.

- **KeyGen$(MSK, f)$**: This algorithm takes as input the master secret key and a circuit $f$. It outputs a secret key $SK$.

- **Decrypt$(SK, CT)$**: This algorithm takes as input a secret key and a ciphertext and outputs either $M$ or $\bot$.

The correctness of the ABE requires that for all messages $M$, for all $x \in \{0,1\}^n$, for all depth $\ell$ circuits $f$, with $f(x) = 1$, if Encrypt$(PP, x, M)$ outputs $CT$, and KeyGen$(MSK, f)$ outputs $SK$, where $PP$ and $MSK$ were obtained as the output of Setup$(1^\lambda, n, \ell)$, then Decrypt$(SK, CT) = M$. The security of an ABE scheme is defined through the following game between a challenger $\text{Chall}$ and adversary $\text{Adv}$ as described below:

- **Setup.** $\text{Chall}$ runs Setup$(1^\lambda, n, \ell)$ and gives $PP$ to $\text{Adv}$; it keeps $SK$ to itself.

- **Phase 1.** $\text{Adv}$ makes any polynomial number of queries for circuit descriptions $f$ of its choice. $\text{Chall}$ returns KeyGen$(MSK, f)$.

- **Challenge.** $\text{Adv}$ submits two equal length messages $M_0$ and $M_1$ as well as an $x^* \in \{0,1\}$ such that for all $f$ queried in Phase 1, $f(x^*) = 0$. $\text{Chall}$ flips a bit $b$ and returns $CT^* = \text{Encrypt}(PP, x^*, M_b)$ to $\text{Adv}$.

- **Phase 2.** Phase 1 is repeated with the restriction that $f(x^*) = 0$ for all queried $f$.

- **Guess.** $\text{Adv}$ outputs a bit $b'$.

Definition 2.3. The advantage of $\text{Adv}$ in the above game is defined to be $|\Pr[b' = b] - \frac{1}{2}|$. An ABE for circuits is secure if for all PPT adversaries $\text{Adv}$, the advantage of $\text{Adv}$ is negligible in the security parameter $\lambda$. An ABE scheme is said to be selectively secure, if $\text{Adv}$ commits to $x^*$ at the beginning of the security game.
2.2 Assumptions

Leveled multilinear groups. We assume the existence of a group generator $G$, which takes as input a security parameter $\lambda$ and a positive integer $\kappa$ to indicate the number of levels. $G(1^\lambda, \kappa)$ outputs a sequence of groups $\vec{G} = (G_1, \ldots, G_\kappa)$ each of large prime order $p > 2^\lambda$. In addition, we let $g_i$ be a canonical generator of $G_i$ that is known from the group’s description. We let $g = g_1$. We assume the existence of a set of multilinear maps $\{e_{i,j} : G_i \times G_j \to G_{i+j}[i,j \geq 1; i+j \leq \kappa]\}$. The map $e_{i,j}$ satisfies the following relation: $e_{i,j}(g_i^a, g_j^b) = g_{i+j}^{ab} \forall a, b \in \mathbb{Z}_p$.

When the context is obvious, we will drop the subscripts $i, j$. For example, we may simply write $e(g_i^a, g_j^b) = g_{i+j}^{ab}$. We define the $\kappa$-Multilinear Decisional Diffie-Hellman (\$\kappa$-MDDH) assumption \cite{CGH13} as follows:

Assumption 2.1. ($\kappa$-Multilinear Decisional Diffie-Hellman: \$\kappa$-MDDH) The $\kappa$-Multilinear Decisional Diffie-Hellman (\$\kappa$-MDDH) problem is as follows: A challenger runs $G(1^\lambda, \kappa)$ to generate groups and generators of order $p$. Then it picks random $c_1, \ldots, c_{\kappa+1} \in \mathbb{Z}_p$. The assumption states that given $g = g_1$, $g^{c_1}, \ldots, g^{c_{\kappa+1}}$, it is hard to distinguish the element $T = g_\kappa \prod_{c \in [\kappa+1]} e_{i}(\cdot)$ from a random group element in $G_\kappa$ with better than negligible advantage in $\lambda$.

2.3 Circuit Notation

We will consider layered circuits, where a gate at depth $j$ will receive both of its inputs from wires at depth $j - 1$. We also assume that all NOT gates are restricted to the input level. Similar to \cite{BW13}, we restrict ourselves to monotonic circuits where gates are either AND or OR gates of two inputs.

Formally, our circuits will be a five tuple $f = (n, q, A, B, \text{GateType})$. We let $n$ be the number of inputs and $q$ be the number of gates. We define inputs $= [n]$, Wires $= [n + q]$ and Gates $= [n + q] \setminus [n]$. The wire $n + q$ is designated as the output wire, outputwire. $A : \text{Gates} \to \text{Wires} \setminus \{\text{outputwire}\}$ is a function where $A(w)$ identifies $w$’s first incoming wire and $B : \text{Gates} \to \{\text{outputwire}\}$ is a function where $B(w)$ identifies $w$’s second incoming wire. Finally, GateType : $\text{Gates} \to \{\text{AND, OR}\}$ is a function that identifies a gate as either an AND gate or an OR gate. We let $w > B(w) > A(w)$. Also, define three functions: \text{tot-depth}(w), \text{AND-depth}(w), and \text{OR-depth}(w) that are all 1, when $w \in \text{inputs}$, and in general are equal to the number of gates (respectively AND and OR gates) on the shortest path to an input wire plus one. We let $f(x)$ be the evaluation of $f$ on the input $x \in \{0,1\}^n$, and $f_w(x)$ be the value of the wire $w$ on the input $x$.

3 A Free-AND Circuit-predicate Construction

We show how to construct a constrained PRF for arbitrary polynomial size circuit predicates, without giving any keys for AND gates, based on $\kappa = (n + \ell_{\text{OR}} - 1)$-linear maps, where $\ell_{\text{OR}}$ denotes the OR-depth of the circuit. The starting point of our construction is the constrained PRF construction of \cite{BW13} which is based on the ABE for circuits \cite{CGH13}. \cite{BW13} works with layered circuits. For ease of exposition, we assume a layered circuit where all gates in a particular layer are of the same type (either AND or OR). Circuits have a single output OR gate. Also a layer of gates is not followed by another layer of the same type. We stress that these are only for the purposes of exposition and can be removed as outlined later on in the section.

3.1 Construction

$F.$ \text{Setup}(1^\lambda, n, \ell_{\text{OR}})$:

The setup algorithm takes as input the security parameter $\lambda$, the bit length, $n$, of PRF inputs and $\ell_{\text{OR}}$, the maximum OR-depth \footnote{When the term depth is used, it is synonymous to the notion of \text{tot-depth} described above.} of the circuit. The algorithm runs $G(1^\lambda, \kappa = n + \ell_{\text{OR}} - 1)$ and outputs a sequence of groups $\vec{G} = (G_1, \ldots, G_\kappa)$ of prime order $p$ with canonical generators $g_1, \ldots, g_\kappa$, where $g = g_1$. It chooses random exponents $u \in \mathbb{Z}_p$ and $(d_{1,0}, d_{1,1}), \ldots, (d_{n,0}, d_{n,1}) \in \mathbb{Z}_p^2$ and computes $D_{m,\beta} = g^{u \cdot m \cdot \beta}$ for $m \in [n]$ and $\beta \in \{0, 1\}$. It then sets the key of the PRF as:

$k = (\vec{G}, p, g_1, \ldots, g_\kappa, u, d_{1,0}, d_{1,1}, \ldots, d_{n,0}, d_{n,1}, D_{1,0}, D_{1,1}, \ldots, D_{n,0}, D_{n,1})$

The PRF is $F(k, x) = g_\kappa^{\sum_{m \in [n]} d_m \cdot x_m}$, where $x_m$ is the $m$-th bit of $x \in \{0,1\}^n$.\footnote{These restrictions are mostly useful for exposition and do not impact functionality.}
F.Constrain\((k, f = (n, q, A, B, \text{GateType}))\):

The constrain algorithm takes as input the key \(k\) and a circuit description \(f\). The circuit has \(n + q\) wires with \(n\) input wires, \(q\) gates and the wire \(n + q\) designated as the output wire.

To generate a constrained key \(k_f\), the key generation algorithm chooses random \(r_1, \ldots, r_n \in \mathbb{Z}_p\), where we think of the random value \(r_w\) as being associated with the wire \(w\). For each \(w \in [n+q-1]\), if \(\text{GateType}(w) = \text{AND}\), it sets \(r_w = r_{A(w)} + r_{B(w)}\) (where + denotes addition in the group \(\mathbb{Z}_p\)); otherwise, it chooses \(r_w \in \mathbb{Z}_p\) at random. Finally, it sets \(r_{n+q} = u\).

The first part of the constrained key is given out as simply all \(D_{i, \beta}\) for \(i \in [n]\) and \(\beta \in \{0,1\}\). Next, the algorithm generates key components. The structure of the key components depends on whether \(w\) is an input wire or an output of an OR gate. For AND gates, we do not need to give out any keys. The key components in each case are described below.

- **Input wire.** By convention, if \(w \in [n]\), then it corresponds to the \(w\)-th input. The key component is: \(K_w = g^{r_w}d_{w,1}\).

- **OR gate.** Let \(j = \text{OR-depth}(w)\). The algorithm chooses random \(a_w, b_w \in \mathbb{Z}_p\). Then, the algorithm creates key components:

\[
K_{w,1} = g^{a_w},
K_{w,2} = g^{b_w},
K_{w,3} = g^{r_w - a_w - r_{A(w)}},
K_{w,4} = g^{r_w - b_w - r_{B(w)}}
\]

The constrained key \(k_f\) consists of all these key components along with \(\{D_{i, \beta}\}\) for \(i \in [n]\) and \(\beta \in \{0,1\}\).

F.Evaluate\((k_f, x)\):

The evaluate algorithm takes as input a constrained key \(k_f\) for the circuit \(f\) and an input \(x \in \{0,1\}^n\). The algorithm first checks that \(f(x) = 1\), and if not, it aborts. Consider the wire \(w\) at OR-depth \(j\). If \(f_w(x) = 1\), then, the algorithm computes \(E_w = g_{n+j-1}\). If \(f_w(x) = 0\), then nothing is computed for that wire. The algorithm proceeds iteratively starting with computing \(E_1\) and proceeds, in order, to compute \(E_{n+q}\). Computing these values in order ensures that the computation on a lower-depth wire that evaluates to 1 will be defined, before the computation on a higher-depth wire. Since \(r_{n+q} = u\), \(E_{n+q} = g_{n+\ell_{ok}+1}\). We show how to compute \(E_w\) for all \(w\) where \(f_w(x) = 1\), case-wise, according to whether the wire is an input, an OR gate or an AND gate.

Define \(D = D(x) = g_n^{\prod_{m \in [n]} d_{m,x_m}}\), which is computable through pairings.

- **Input wire.** Suppose \(f_w(x) = 1\). Through pairing operations, the algorithm computes \(g_{n-1}^{\prod_{m \in [n]} d_{m,x_m}}\). It then computes:

\[
E_w = e(K_w, g_n^{\prod_{m \in [n]} d_{m,x_m}}) = g_{n+j}^{r_w}g_n^{\prod_{m \in [n]} d_{m,x_m}}
\]

- **OR gate.** Let \(j = \text{OR-depth}(w)\). The computation is performed if \(f_w(x) = 1\). Note that in this case, at least one of \(f_{A(w)}(x)\) and \(f_{B(w)}(x)\) must be 1. If \(f_{A(w)}(x) = 1\), the algorithm computes:

\[
E_w = e(\ell_{A(w)}, K_{w,1}) \cdot e(K_{w,3}, D) = e(r_{A(w)}g_{n+j-2}^{\prod_{m \in [n]} d_{m,x_m}}, g_n^{a_w}) \cdot e(g_{n+j-1}^{r_w - a_w - r_{A(w)}}, g_n^{\prod_{m \in [n]} d_{m,x_m}}) = g_n^{r_w}g_n^{\prod_{m \in [n]} d_{m,x_m}}
\]

Otherwise, we have \(f_{B(w)}(x) = 1\) and the algorithm computes \(E_w\) from \(E_{B(w)}, K_{w,2}, K_{w,4}\) in a similar manner.

- **AND gate.** Let \(j = \text{OR-depth}(w)\). The computation is performed if \(f_w(x) = 1\). Note that in this case, \(f_{A(w)}(x) = f_{B(w)}(x) = 1\). The algorithm computes:

\[
E_w = E_{A(w)} \cdot E_{B(w)} = g_{n+j}^{r_{A(w)} \prod_{m \in [n]} d_{m,x_m}} \cdot g_{n+j}^{r_{B(w)} \prod_{m \in [n]} d_{m,x_m}} = g_{n+j}^{r_w \prod_{m \in [n]} d_{m,x_m}}
\]

The procedures above are evaluated in order for all \(w\) for which \(f_w(x) = 1\). Thus, the algorithm computes \(E_{n+q} = g_{n+\ell_{ok}+1}^{\prod_{m \in [n]} d_{m,x_m}} = F(k, x)\).
3.2 Proof of Pseudorandomness

The correctness of the constrained PRF is verifiable in a straightforward manner. The security proof is in the selective security model (where the adversary commits to the challenge input $x^*$ at the beginning of the game).

To get full security, the proof will use the standard complexity leveraging technique of guessing the challenge $x^*$; this guess will cause a loss of a $1/2^n$-factor in the reduction.

**Theorem 3.1.** If there exists a PPT adversary $A$ that breaks the pseudorandomness of our circuit-predicate construction for $n$-bit inputs with advantage $\epsilon(\lambda)$, then there exists a PPT algorithm $B$ that breaks the $\kappa = (n + \ell_{OR} - 1) - \text{Multilinear Decisional Diffie-Hellman assumption with advantage } \epsilon(\lambda)/2^n$.

**Proof.** The algorithm $B$ first receives a $\kappa = (n + \ell_{OR} - 1) - \text{MDDH}$ challenge consisting of the group sequence description $\vec{G}$ and $g = g_1, g^x, \ldots, g^{x^{n+1}}$ along with $T$, where $T$ is either $g_n^{\prod_{i \in [n+1]} c_m}$ or a random group element in $\mathbb{G}_\kappa$.

**Setup:**

It chooses an $x^* \in \{0,1\}^n$ uniformly at random. Next, it chooses random $z_1, \ldots, z_n \in \mathbb{Z}_p$ and sets $D_{m, \beta} = g^{z_m}$ when $x^*_m = \beta$ and $g^{z_m}$ otherwise, for $m \in [n]$ and $\beta \in \{0,1\}$. This corresponds to setting $d_{m, \beta} = c_m$ when $x^*_m = \beta$ and $z_m$ otherwise. It then implicitly sets $u = c_{n+1} \cdot c_{n+2} \cdot \ldots \cdot c_{n+\ell_{OR}}$. The setup is executed as in the construction.

**Constrain:**

Suppose a query is made for a secret key for a circuit $f = (n,q,A,B,\text{GateType})$. If $f(x^*) = 1$, then $B$ aborts. Otherwise, $B$ generates key components for every wire $w$, case-wise, according to whether $w$ is an input wire or an OR gate as described below.

**Input wire.** By convention, if $w \in [n]$, then it corresponds to the $w$-th input. If $x^*_w = 1$, then $B$ chooses $\eta_w = r_w$ at random. The key component is:

$$K_w = (D_{w,1})^{r_w} = g^{r_w d_{w,1}}$$

If $x^*_w = 0$, then $B$ implicitly sets $r_w = c_{n+1} + \eta_w$, where $\eta_w \in \mathbb{Z}_p$ is a randomly chosen element. The key component is:

$$K_w = (g^{c_{n+1}} \cdot g^{\eta_w})^{r_w} = g^{r_w d_{w,1}}$$

**OR gate.** Suppose that $w \in \text{Gates}$ and that $\text{GateType}(w) = \text{OR}$. In addition, let $j = \text{OR-depth}(w)$. In order to show that $B$ can simulate all the key components, we shall additionally show the following property:

**Property 3.1.** For any gate $w \in \text{Gates}$, $B$ will be able to compute $g_j^{f_w}$, where $j = \text{OR-depth}(w)$.

We will prove the above property through induction on the OR-depth $j$; doing this will enable us to prove that $B$ can compute all the key components required to give out the constrained key. The base case of the input wires ($j = 1$) follows as we know that for an input wire $w$, $B$ can compute $g^{f_w}$, where $r_w$ is of the form $\eta_w$ or $c_{n+1} + \eta_w$. We now proceed to show the computation of the key-components. In each case, we show that property [1] is satisfied.

**CASE 1:** If $f_w(x^*) = 1$, then $B$ chooses $\psi_w = a_w$, $\phi_w = b_w$ and $\eta_w = r_w$ at random. Then, $B$ creates key components:

$$K_{w,1} = g^{a_w}, K_{w,2} = g^{b_w}, K_{w,3} = g^{r_w^{a_w} - r_w^{a_w^{a_w}}} K_{w,4} = g^{r_w^{b_w} - r_w^{b_w^{b_w}}}$$

By virtue of property [1], since $\text{OR-depth}(A(w)) = \text{OR-depth}(B(w)) = j - 1$, by the induction hypothesis, we know that $B$ can compute $g_j^{a_w^{a_w}}$ and $g_j^{b_w^{b_w}}$. Hence, $B$ can compute the above key-components, as the remaining exponents were all chosen at random by $B$. Further, since $r_w$ was chosen at random, note that $g_j^{r_w}$ can be be computed for this wire, and hence property [1] holds for this wire as well (at OR-depth $j$).

**CASE 2:** If $f_w(x^*) = 0$, then $B$ implicitly sets $r_w = c_{n+1} \cdot \ldots \cdot c_{n+j} + \eta_w$, where $\eta_w \in \mathbb{Z}_p$ is a randomly chosen element. Since $\eta_w$ was chosen at random, note that $g_j^{f_w}$ can be be computed for this wire (since $g_j^{c_{n+1} \cdot \ldots \cdot c_{n+j}}$ can be computed using $j$ pairings of $g^{c_m}$, $n+1 \leq m \leq n+j$), and hence property [1] holds for this wire as well. For computing the key-components, the choices of $a_w$ and $b_w$ are done more carefully.
1. Suppose the level before the current level consists of the inputs. $B$ would know the values of $\eta_{A(w)}$ and $\eta_{B(w)}$, since for input wires, these values are always chosen at random. In this case, $B$ implicitly sets $a_w = c_{n+j} + \psi_w$ and $b_w = c_{n+j} + \phi_w$, where $\psi_w, \phi_w \in \mathbb{Z}_p$ are randomly chosen elements. Then, $B$ creates key components:

$$K_{w,1} = g^{c_{n+j}+\psi_w} = g^{a_w}, K_{w,2} = g^{c_{n+j}+\phi_w} = g^{b_w},$$
$$K_{w,3} = g_{j-1}^{g_{n+j}-g_{A(w)}-\psi_w(c_{n+1} \cdots c_{n+j-1}+\eta_{A(w)})} = g_{j-1}^{r_w-a_w-R_{A(w)}},$$
$$K_{w,4} = g_{j-1}^{g_{n+j}-g_{B(w)}-\phi_w(c_{n+1} \cdots c_{n+j-1}+\eta_{B(w)})} = g_{j-1}^{r_w-b_w-R_{B(w)}}.$$

$B$ is able to create the last two key components due to a cancellation. Since $f_{A(w)}(x^*) = f_{B(w)}(x^*) = 0$, $B$ would have set $r_{A(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)}$ and $r_{B(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{B(w)}$. Further, $g_{j-1}^{c_{n+1} \cdots c_{n+j-1}}$ can be computed using $j-1$ pairings of $g^m$, $n+1 \leq m \leq n+j-1$.

2. Suppose the level before the current level consists of AND gates. Since $f_{A(w)}(x^*) = 0$, we have two cases: either one of $f_{A(w)}(x^*)$ and $f_{B(w)}(x^*)$ is zero, or both of them are zero. $B$ sets $a_w = c_{n+j} + \psi_w$ in the former case, and $a_w = \frac{1}{2} c_{n+j} + \psi_w$ in the latter case, where $\psi_w \in \mathbb{Z}_p$ is a randomly chosen element. Similarly, since $f_{B(w)}(x^*) = 0$, we have two cases: either one of $f_{B(w)}(x^*)$ and $f_{B(w)}(x^*)$ is zero, or both of them must be zero. $B$ sets $b_w = c_{n+j} + \phi_w$ in the former case, and $b_w = \frac{1}{2} c_{n+j} + \phi_w$ in the latter case, where $\phi_w \in \mathbb{Z}_p$ is a randomly chosen element. Then, $B$ creates key components:

$$K_{w,1} = g^{a_w}, K_{w,2} = g^{b_w}, K_{w,3} = g_{j-1}^{r_w-a_w-R_{A(w)}}, K_{w,4} = g_{j-1}^{r_w-b_w-R_{B(w)}}.$$

We now show that these components can indeed be computed in every case. Note that the first two components can be computed in every case. Consider $K_{w,3}$ (a similar argument holds for $K_{w,4}$).

(a) Consider the first case, where one of $f_{A(w)}(x^*)$ and $f_{B(w)}(x^*)$ is zero. In particular, without loss of generality, assume that $f_{A(w)}(x^*) = 0$ and $f_{B(w)}(x^*) = 1$. Hence, $B$ must have set $r_{A(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)}$ and $r_{B(w)} = \eta_{B(w)}$. Since $A(w)$ is an AND gate, we would have $r_{A(w)} = r_{A(w)} + r_{B(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)} + \eta_{B(w)}$. Hence, we have:

$$K_{w,3} = g_{j-1}^{g_{n+j}(\eta_{A(w)}+\eta_{B(w)})-\psi_w(c_{n+1} \cdots c_{n+j-1}+\eta_{A(w)})+\eta_{B(w)}}$$

which can be computed as follows. We know the values of $\eta_{A(w)}$ and $\eta_{B(w)}$. Further, $g_{j-1}^{c_{n+1} \cdots c_{n+j-1}}$ can be computed using $j-1$ pairings of $g^m$, $n+1 \leq m \leq n+j-1$. Hence the key component can be computed.

(b) Consider the second case, where $f_{A(w)}(x^*) = f_{B(w)}(x^*) = 0$. Hence, $B$ must have set $r_{A(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)}$ and $r_{B(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{B(w)}$. Since $A(w)$ is an AND gate, we would have $r_{A(w)} = r_{A(w)} + r_{B(w)} = 2c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)} + \eta_{B(w)}$. Hence, we have:

$$K_{w,3} = g_{j-1}^{g_{n+j}(\eta_{A(w)}+\eta_{B(w)})-\psi_w(2c_{n+1} \cdots c_{n+j-1}+\eta_{A(w)})+\eta_{B(w)}}$$

which can be computed as outlined in the former case.

Thus, the four key components can be given out in every case.

**AND gate.** We now discuss the case of the AND gate. Suppose that $w \in \text{Gates}$ and that $\text{GateType}(w) = \text{AND}$. In addition, let $j = \text{OR-depth}(w)$. $B$ implicitly sets $r_w = r_{A(w)} + r_{B(w)}$. Note that we need not choose any $a_w$ or $b_w$. In fact, $r_w$ is being chosen because the key components being given out for the OR gates involve $r_{A(w)}$, etc., which many potentially be from AND gates. Clearly, property [I] holds here as well, i.e., $g_j^{r_w} = g_j^{r_{A(w)}} \cdot g_j^{r_{B(w)}}$ can be be computed for this wire, since $g_j^{r_{A(w)}}$ and $g_j^{r_{B(w)}}$ can be computed by virtue of of property [I].

Finally, we set, for the output wire $w = n+q$, $\eta_w = 0$, so that $r_w = u$ in $B$’s internal view. It is easy to see that $a_w$ and $b_w$ have the same distribution in the real game and the game executed by $B$. In the real game, they are
chosen at random and in the game executed by $B$, they are either chosen at random or are values offset by some random values $\psi_w$ and $\varphi_w$, respectively. For $w \in [n + q - 1]$, $r_w$ also has the same distribution in the real game and the game executed by $B$. This is true, since in the real game, they are chosen so that randomness on the input wires of an AND gate add up to the randomness on its output wire, and they are chosen at random for an OR gate, while in the game executed by $B$, they are chosen in the exact same way, where being “chosen at random” is either truly satisfied or are fixed values are offset by random $\eta$ values. Now, we look at $r_{n+q}$. In the real game, it is a fixed value $u$, and in the game executed by $B$, by setting $\eta_{n+q} = 0$, $r_{n+q} = c_{n+1} \cdot c_{n+2} \cdot \ldots \cdot c_{n+\ell_{\text{OR}}} = u$ internally. Hence, they too have the same distribution. Hence all the parameters in the real game and game executed by $B$ have the identical distribution.

**Evaluate:**
Suppose a query is made for a secret key for an input $x \in \{0,1\}^n$. If $x = x^*$, then $B$ aborts. Otherwise, $B$ identifies an arbitrary $t$ such that $x_t \neq x_t'$. Through $\ell_{\text{OR}}$ pairings of $g^m$, $n + 1 \leq m \leq n + \ell_{\text{OR}}$, it computes $H = g_{\ell_{\text{OR}}}^u = g_{\ell_{\text{OR}}n+1} \cdot \ldots \cdot c_{n+\ell_{\text{OR}}}$. Then, through pairing of $D_{m,x}$, $m \in [n] \setminus \{t\}$, it computes $g_{\ell_{\text{OR}}}^{\prod_{m=1}^{n+1 \setminus \{t\}} d_{m,x}}$ and raises it to $d_{t,x_t} = z_t$ to get $H' = g_{\ell_{\text{OR}}}^{\prod_{m=1}^{n+1}} d_{m,x}$. Finally, it computes $H'' = \epsilon(H, H') = g_{\ell_{\text{OR}}}^{\prod_{m=1}^{n+1}} F(k,x)$ and outputs it. Eventually, $A$ will issue a challenge input $\tilde{x}$. If $\tilde{x} = x^*$, $B$ will return the value $T$ and output the same bit as $A$ does as its guess. If $\tilde{x} \neq x^*$, $B$ outputs a random bit as its guess.

This completes the description of the adversary $B$. We first note that in the case where $T$ is part of a MDDH tuple, the real game and game executed by $B$ have the identical distribution. Secondly, in both cases (i.e., whether or not $T$ is part of the MDDH tuple), as long as $B$ does not abort, once again, the real game and game executed by $B$ have the identical distribution, except for the output of $B$ on the challenge query $x^*$. We now analyze the probability that $B$'s guess was correct. Let $\delta'$ denote $B$'s output and let $\delta$ denote whether $T$ is a MDDH tuple or not, $\delta, \delta' \in \{0,1\}$. Now

$$\Pr[\delta' = \delta] = \Pr[\delta' = \delta | \text{abort}] \Pr[\text{abort}] + \Pr[\delta' = \delta | \text{not abort}] \Pr[\text{not abort}]$$

$$= \frac{1}{2} (1 - 2^{-n}) + \Pr[\delta' = \delta | \text{abort}] \cdot (2^{-n})$$

$$= \frac{1}{2} (1 - 2^{-n}) + \left( \frac{1}{2} + \epsilon \right) \cdot (2^{-n}) = \frac{1}{2} + \epsilon \cdot (2^{-n})$$

The set of equations shows that the advantage of $B$ is $\epsilon(\lambda)/2^n$. This completes the proof of the theorem, which establishes the pseudorandomness property of the construction. Hence, the constrained PRF construction for the circuit-predicate case is secure under the $\kappa$-MDDH assumption.

**Removing the restrictions.** The restriction that $\text{GateType}(n+q) = \text{OR}$ enables us to set randomness as we do in the scheme above. But this restriction can be easily removed by setting the randomness corresponding to the last level of OR gates (or the input wires in case there is no OR gate in the circuit) appropriately so that $r_{n+q}$ ends up being $u$.

The restriction that a layer of gates cannot follow another layer of the same type of gates can also be overcome. The case of several consecutive layers of OR gates poses no threat since we move up one level in the multilinear maps for layers of OR gates and hence the current proof method works as is. The case of several consecutive layers of AND gates can be handled by even more careful choices of the randomness $a_w$ and $b_w$. When we had only one layer of AND gate (before a layer of OR gates), for an OR gate at $\text{OR-depth } j$, we set $a_w$ to be either $1 \cdot c_{n+j} + \psi_w$ or $\frac{1}{2} \cdot c_{n+j} + \psi_w$ depending on whether $r_A(w) = 1 \cdot c_{n+1} \cdot \ldots \cdot c_{n+j-1} + \eta_A(A(w)) + \eta_B(A(w))$ or $r_A(w) = 2 \cdot c_{n+1} \cdot \ldots \cdot c_{n+j-1} + \eta_A(A(w)) + \eta_B(A(w))$. Similarly, we set $b_w$ in accordance with $r_B(w)$. Now, when there are more than one layers of AND gates consecutively, for an OR gate at $\text{OR-depth } j$ just after these AND gates, we set $a_w$ (resp. $b(w)$) to be $\frac{1}{2} c_{n+j} + \psi_w$ where $k$ is the coefficient of $c_{n+1} \cdot \ldots \cdot c_{n+j-1}$ in $r_A(w)$ (resp. $r_B(w)$). We present an illustration of this technique in Appendix ??.

Regarding the first assumption, any layered circuit can be trivially converted into a “homogeneous” layered circuit by “splitting” each layer in the layered circuit into two layers: one with only AND gates and the other with only OR gates. This doubles the depth of the circuit. But if we are a bit more careful and do the splitting such that the odd layers are split into an AND-layer followed by an OR-layer and the even layers are split into an OR-layer followed by an AND-layer, the resulting circuit will have layers of the form (AND-OR)-(OR-AND)-(AND-OR)-\ldots. Now, we can merge the consecutive OR layers into a single OR layer (because our scheme supports gates with arbitrary fan-in) with just a polynomial increase in the number of wires. So, we can convert a layered circuit of depth $d$ into a layered circuit with each layer consisting of only AND or OR gates with depth $d+1$ but with the
OR-depth of the circuit being $d/2$ now. So even in the worst case we get improvements in parameters using our scheme.

4 A Free-OR Circuit-predicate Construction

In this section, we show how to construct a constrained random function for polynomial size circuit predicates of a specific form, without giving any keys for the OR gates. Once again, we base our construction on multilinear maps and on the $\kappa$-MDDH assumption; however $\kappa$ in our construction will only depend on $n$ (the size of the input to the PRF) and now, the AND-depth of the circuit (informally, this is the maximum number of AND gates from input wires to the output wire along any path). Once again, the starting point of our construction is the constrained PRF construction of Boneh and Waters [BW13] which is based on the attribute-based encryption construction for circuits [GGH13]. We restrict the class of boolean circuits to be of a specific form. We assume layered circuits and that all gates in a particular layer are of the same type (either AND or OR). We assume that a layer of gates is not followed by another layer of the same type of gates. We also assume that all AND gates have a fanout of 1.

We introduce here a “gadget” which we call a “FANOUT-gate”. This is done in order to deal with OR gates in the circuit that have a fanout greater than 1. To this end, we assume that a FANOUT-gate is placed just after the OR gate under consideration. We view such OR gates also to have a fanout of 1 and without loss of generality assume that the FANOUT-gate alone has a fanout greater than 1. However, we do not treat the FANOUT-gate while calculating the total depth of the circuit, etc. It is merely a construct which allows us to deal only with OR gates having fanout 1.

4.1 Construction

The setup and the PRF construction is identical to the construction in Section 3. We now outline the constrain and evaluate algorithms.

$: F.$ Constrain ($k, f = (n, q, A, B, \text{GateType})$):
The constrain algorithm takes as input the key $k$ and a circuit description $f$. The circuit has $n + q$ wires with $n$ input wires, $q$ gates and the wire $n + q$ designated as the output wire. Assume that all gates have fanout 1 and that FANOUT-gates have been inserted at places where the gates have a fanout greater than 1.

To generate a constrained key $k_f$, the key generation algorithm sets $r_{n+q} = u$, where we think of the random value $r_w$ as being associated with the wire $w$. Hence, in notation, if a gate $w$ has fanout greater than 1, then, notation-wise, $r_w$ would have multiple values: one associated with each of the fanout wires of the FANOUT-gate and one associated with the wire leading out of the gate $w$ itself. We introduce notation for the same below.

Consider a FANOUT-gate placed after wire $w$, as shown in Figure 1. We denote by $r^L_w$ the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) and by $r^{R,i}_w$ the randomness on the $i$th fanout wire of the FANOUT-gate (there would be as many of these as the fanout of the gate $w$), where $i \in [\Delta]$ and $\Delta$ is the fanout of the wire $w$.

We now describe how the randomness for each wire is set. For each $w \in [n + q]\setminus[n]$, if $\text{GateType}(w) = \text{OR}$, it sets $r_{A(w)} = r_{B(w)} = r_w$, otherwise, it chooses $r_{A(w)}$ and $r_{B(w)}$ at random. The case of FANOUT-gates is handled as follows. Note that the above description already takes care of setting randomness on all the fanout wires of

---

\[\Delta \geq 1\]

This can always be ensured for circuits that have alternating AND and OR layers. Suppose there is an AND gate with fanout $\Delta > 1$. We simply replace it with $\Delta$ AND gates having the same inputs and now we have $\Delta$ wires with the required output as before. Note that this process would have forced us to make the fanout of gates driving the AND gate to be $\Delta$ times as large, but since a gate driving an AND gate would only be an OR gate by our imposed circuit structure, this blows up the size of the circuit by only a polynomial factor.
the FANOUT-gate. The randomness for the input wire to the FANOUT-gate (the output wire of the gate with fanout greater than 1) is chosen at random. Note that this completely describes how randomness on all wires in the circuit are chosen.

The first part of the constrained key is given out as simply all $D_{i,\beta}$ for $i \in [n]$ and $\beta \in \{0,1\}$. Next, the algorithm generates key components. The structure of the key components depends on whether $w$ is an input wire or an output of an AND gate. For OR gates, we do not need to give out any keys, hence the name Free-OR. But, we also need to give out special key components for the FANOUT-gates. The key components in each case are described below.

- **Input wire**
  By convention, if $w \in [n]$, then it corresponds to the $w$-th input. The key component is:
  \[ K_w = g^{r_w d_w} \]

- **AND gate**
  Suppose that $w \in \text{Gates}$ and that $\text{GateType}(w) = \text{AND}$. In addition, let $j = \text{AND-depth}(w)$. The algorithm chooses random $a_w, b_w \in \mathbb{Z}_p$. Then, the algorithm creates key components:
  \[ K_{w,1} = g^{a_w}, K_{w,2} = g^{b_w}, K_{w,3} = g_{j-1}^{r_w - a_w r_{A(w)} - b_w r_{B(w)}} \]

- **FANOUT-gate**
  Suppose that $w \in \text{Gates}$, $\text{GateType}(w) = \text{OR}$ and that the fanout of $w$ is greater than 1. In addition, let $j = \text{AND-depth}(w)$. In this case, a FANOUT-gate would have been placed after $w$. Let $r_{w}^{L}$ denote the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) and let $r_{w}^{R,i}$ denote the randomness on the $i$th fanout wire of the FANOUT-gate (there would be as many of these as the fanout of the gate $w$). The keys given out are:
  \[ K_{w,w',i} = g_{j-1}^{(r_{w}^{L} - r_{w}^{R,i})} \]
  for all $i \in [\Delta]$, where $\Delta$ is the fanout of the gate $w$.

The constrained key $k_f$ consists of all these key components along with $\{D_{i,\beta}\}$ for $i \in [n]$ and $\beta \in \{0,1\}$.

**F.Evaluate$(k_f, x)$:**
The evaluate algorithm takes as input a constrained key $k_f$ for the circuit $f = (n, q, A, B, \text{GateType})$ and an input $x \in \{0,1\}^n$. The algorithm first checks that $f(x) = 1$, and if not, it aborts.

Consider the wire $w$ at AND-depth $j$. If $f_w(x) = 1$, then, the algorithm computes $E_w = g_n^{r_w \prod_{m \in \{n\} \setminus \{w\}} d_m \cdot x_m}$.
If $f_w(x) = 0$, then nothing needs to be computed for that wire. The algorithm proceeds iteratively starting with computing $E_1$ and proceeds, in order, to compute $E_{n+q}$. Computing these values in order ensures that the computation on a lower-depth wire that evaluates to 1 will be defined before the computation for a higher-depth wire. Since $r_{n+q} = u$, $E_{n+q} = g_n^{u \prod_{m \in \{n\}} d_m \cdot x_m}$.

We show how to compute $E_w$ for all $w$ where $f_w(x) = 1$, case-wise, according to whether the wire is an input, an OR gate, an AND gate or a fanout wire of a FANOUT-gate. Define $D = D(x) = g_n^{\prod_{m \in \{n\}} d_m \cdot x_m}$, which is computable through $n$ pairing operations.

- **Input wire**
  By convention, if $w \in [n]$, then it corresponds to the $w$-th input. Suppose $f_w(x) = 1$. Through pairing operations, the algorithm computes $g_n^{\prod_{m \in \{n\} \setminus \{w\}} d_m \cdot x_m}$. It then computes:
  \[ E_w = e(K_w, g_n^{\prod_{m \in \{n\} \setminus \{w\}} d_m \cdot x_m}) = g_n^{r_w \prod_{m \in \{n\}} d_m \cdot x_m} \]

- **OR gate**
  Consider a wire $w \in \text{Gates}$ with $\text{GateType}(w) = \text{OR}$. The computation is performed if $f_w(x) = 1$. Note that in this case, at least one of $f_{A(w)}(x)$ and $f_{B(w)}(x)$ must be 1. Hence, we must have been able to evaluate at least one of $E_{A(w)}$ and $E_{B(w)}$. Since, for an OR gate, $r_{A(w)} = r_{B(w)} = r_w$, we have $E_w = E_{A(w)} = E_{B(w)}$, which can now be computed.
• **AND gate**
Consider a wire \( w \in \text{Gates} \) with \( \text{GateType}(w) = \text{AND} \). In addition, let \( j = \text{AND-depth}(w) \). The computation is performed if \( f_w(x) = 1 \). Note that in this case, both \( f_A(w)(x) \) and \( f_B(w)(x) \) must be 1. The algorithm computes:

\[
E_w = e(E_A(w), K_{w,1}) \cdot e(E_B(w), K_{w,2}) \cdot e(K_{w,3}, D) \\
= e\left(g_{n+j-2}^{r_A(w)} \prod_{m \in [n]} d_{m,m}, g_{q}^{a_w} \right) \cdot e\left(g_{n+j-2}^{r_B(w)} \prod_{m \in [n]} d_{m,m}, g_{r_w}^{b_w}\right) \\
= r_w \prod_{m \in [n]} d_{m,m}
\]

• **FANOUT-gate**
Let \( r_w \) denote the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) and let \( r_{w,i}^R \) denote the randomness on the \( i \)th fanout wire of the FANOUT-gate (there would be as many of these as the fanout of the gate \( w \)). The computation is performed if \( f_w(x) = 1 \). In coherence with the previous notation, we define the quantities \( E_w^L \) and \( E_w^R,i \). Note that the \( E_w^L \) would have been computed. It then computes:

\[
E_w^R = e(K_{w,w,i}, D) \cdot E_w^L = g_{n+j-1}^{r_{w,i}^R} \prod_{m \in [n]} d_{m,m}
\]

The procedures above are evaluated in order for all \( w \) for which \( f_w(x) = 1 \). Thus, the algorithm computes \( E_{n+q} = g_{n+\ell-1}^{u \prod_{m \in [n]} d_{m,m}} = F(k,x) \).

5 Combining the Free-AND and Free-OR Techniques

In this section, we show that for the case of \( \text{NC}^1 \), we can indeed combine the Free-AND and Free-OR techniques to obtain a construction that has Free-ANDs and Free-ORS. While the main reason that the technique works is that for \( \text{NC}^1 \) circuits we can consider only boolean formulas, proving that our construction is secure is non-trivial (and different from the case of ABE).

5.1 An \( \text{NC}^1 \)-predicate Construction
We construct a constrained PRF for arbitrary \( \text{NC}^1 \) circuit predicates, without giving any keys for AND as well as OR gates. Again, we base our construction on the \( \kappa \)-MDDH assumption; however \( \kappa \) in our construction will only depend on \( n \) (the size of the input to the PRF) and not on the circuit in any way. We will be dealing with circuits of the form described in Section 2.3.

5.2 Construction

\( F.\text{Setup}(1^\lambda, 1^n) \):
The setup algorithm that defines the master secret key and the PRF is identical to the setup algorithm from Section 3 with \( \kappa = n \) instead of \( n + \ell_{OR} - 1 \).

\( F.\text{Constrain}(k, f = (n, q, A, B, \text{GateType})) \):
The algorithm sets \( r_{n+q} = u \). For each \( w \in [n+q]\backslash [n] \), if \( \text{GateType}(w) = \text{OR} \), it sets \( r_{A(w)} = r_{B(w)} = r_w \), otherwise, it chooses \( r_{A(w)} \) at random and sets \( r_{B(w)} = r_w - r_{A(w)} \). Since the fanout of all gates is 1, for any wire \( w \in [n+q]\backslash [n] \), \( r_w \) would have been uniquely set. However, since the same inputs may be re-used in multiple gates, for any wire \( w \in [n] \), \( r_w \) may have multiple values (as many as the fanout of the input wire), i.e., different randomness values for each use of the input wire (to different gates). Note that this procedure sets randomness on all wires in the circuit. The first part of the constrained key \( (k_f) \) is given out as simply all \( D_{i,\beta} \) for \( i \in [n] \) and \( \beta \in \{0,1\} \). The remaining key components are: \( K_{w,i} = g^{r_{w,i} \cdot d_{w,i}}, \forall i \in [\Delta] \), where \( \Delta \) is the fanout of the input wire \( w \).

\( F.\text{Evaluate}(k_f, x) \):
The evaluate algorithm takes as input a constrained key $k_f$ and an input $x \in \{0, 1\}^n$. The algorithm first checks that $f(x) = 1$, and if not, it aborts. Consider the wire $w$. If $f_w(x) = 1$, then, we show how to compute $E_w = g_w^r \prod_{m \in [n]} d_m.x_m$, case-wise, according to whether the wire is an input, an OR gate or an AND gate.

- **Input wire.** Through pairing operations, compute $g_{n-1}^{K_{w,i} \cdot \prod_{m \in [n]} \pi_{w,m}} = g_n^{r_w \cdot \prod_{m \in [n]} d_m.x_m} \forall i \in [\Delta]$, where $\Delta$ is the fanout of the input wire $w$.

- **OR gate.** In this case, at least one of $f_{A(w)}(x)$ and $f_{B(w)}(x)$ must be 1. Hence, we can evaluate at least one of $E_{A(w)}$ and $E_{B(w)}$. Since, for an OR gate, $r_{A(w)} = r_{B(w)} = r_w$, $E_w = E_{A(w)} = E_{B(w)}$, can now be computed.

- **AND gate.** In this case, $f_{A(w)}(x) = f_{B(w)}(x) = 1$. The algorithm computes:

$$E_w = E_{A(w)} \cdot E_{B(w)} = g_n^{r_{A(w)} \prod_{m \in [n]} d_m.x_m} \cdot g_n^{r_{B(w)} \prod_{m \in [n]} d_m.x_m} = g_n^{r_w \prod_{m \in [n]} d_m.x_m}$$

The procedures above are evaluated, in order, for all $w$ for which $f_w(x) = 1$. Thus, the algorithm computes $E_{n+q} = g_n^n \prod_{m \in [n]} d_m.x_m = F(k, x)$.

## 5.3 Proof of Pseudorandomness

The correctness of the constrained PRF is verifiable in a straightforward manner. To show pseudorandomness, given an algorithm $A$ that breaks security of the constrained PRF, we will construct algorithm $B$ that breaks security of the $\kappa = n$-MDDH assumption. $B$ receives a $\kappa$-MDDH challenge consisting of the group sequence description $\bar{G}$ and $g = g_{1, g^\alpha, \ldots, g^{\alpha+1}}$ along with $T$, where $T$ is either $g_{\prod_{m \in [n+1]} c_m}$ or a random group element in $\mathbb{G}_\kappa$. The security proof is in the selective security model (where the adversary commits to the challenge input $x^*$ at the beginning of the game). To get full security, the proof will use the standard complexity leveraging technique of guessing the challenge $x^*$; this guess will cause a loss of a $1/2^n$-factor in the reduction. We formally show:

**Theorem 5.1.** If there exists a PPT adversary $A$ that breaks the pseudorandomness property of our $\mathsf{NC}^1$-predicate construction for $n$-bit inputs with advantage $\epsilon(\Lambda)$, then there exists a PPT algorithm $B$ that breaks the $\kappa = n$-Multilinear Decisional Diffie-Hellman assumption with advantage $\epsilon(\Lambda)/2^n$.

**Proof.** The algorithm $B$ first receives a $\kappa = n$-MDDH challenge consisting of the group sequence description $\bar{G}$ and $g = g_{1, g^\alpha, \ldots, g^{\alpha+1}}$ along with $T$, where $T$ is either $g_{\prod_{m \in [n+1]} c_m}$ or a random group element in $\mathbb{G}_\kappa$.

**Setup:**

It chooses an $x^* \in \{0, 1\}^n$ uniformly at random. Next, it chooses random $z_1, \ldots, z_n \in \mathbb{Z}_p$ and sets $D_{m, \beta} = g^{c_m}$ if $x^*_m = \beta$ and $g^{c_m}$ otherwise, for $m \in [n]$ and $\beta \in \{0, 1\}$. It then implicitly sets $u = c_{n+1}$. The setup is executed as in the construction.

**Constrain:**

Suppose a query is made for a secret key for a circuit $f = (n, q, A, B, \text{GateType})$. If $f(x^*) = 1$, then $B$ aborts.

Otherwise, $B$ sets the randomness on each wire in the circuit in the following way. It sets, for the output wire $w = n + q$, $r_w = u = c_{n+1}$. For each $w \in [n + q] \backslash [n]$, if $\text{GateType}(w) = \text{OR}$, it sets $r_{A(w)} = r_{B(w)} = r_w$. Suppose $\text{GateType}(w) = \text{AND}$. If $f_w(x^*) = 1$, then $f_{A(w)}(x^*) = f_{B(w)}(x^*) = 1$ and $B$ chooses $r_{A(w)}$ at random and sets $r_{B(w)} = r_w - r_{A(w)}$. Suppose $f_w(x^*) = 0$. Then we know that at least one of $f_{A(w)}(x^*)$ and $f_{B(w)}(x^*)$ must be zero. If $f_{A(w)}(x^*) = 0$, it chooses $r_{B(w)}$ at random and sets $r_{A(w)} = r_w - r_{B(w)}$, while if $f_{A(w)}(x^*) = 1$ and hence $f_{B(w)}(x^*) = 0$, it chooses $r_{A(w)}$ at random and sets $r_{B(w)} = r_w - r_{A(w)}$. As we shall see later, such a choice of randomness is critical for the security proof. Since the fanout of all gates is 1, for any wire $w \in [n + q] \backslash [n]$, $r_w$ would have been uniquely set. However, since the same inputs may be re-used in multiple gates, for any wire $w \in [n]$, $r_w$ may have multiple values (as many as the fanout of the input wire), i.e., different randomness values for each use of the input wire (to different gates), which we denote by $r_{w,i}$ for all $i \in [\Delta]$, where $\Delta$ is the fanout of the input wire $w$. Note that this procedure sets randomness on all wires in the circuit.

---

*For input wires $w \in [n]$, we have $E_{w,i} = g_n^{r_w.r \prod_{m \in [n]} d_m.x_m}$ for all $i \in [\Delta]$, where $\Delta$ is the fanout of the input wire $w$. This feature has been present in our Free-OR construction as well. We pay attention to it specifically in this construction because of the absence of fanout for any wire other than the input wires.*
To show that \( B \) can indeed compute all the key components, our proof will follow a similar structure to the Free-OR case (Section [3]). We shall prove that for all wires in the circuit, \( B \) can compute \( g^w \). To prove this, we shall prove the above statement, both when the wire \( w \) is such that \( f_w(x^*) = 1 \) (Lemma [2]), and when the wire \( w \) is such that \( f_w(x^*) = 0 \) (Lemma [3]). To prove Lemma [2] we shall first prove the following fact (Lemma [1]): consider all wires in the circuit that evaluate to 1 on \( x^* \) and consider those wires among these that have maximum total depth; then, these wires must all be input wires to AND gates.

**Lemma 5.1.** Define:

- \( S_1 = \{ w : w \in [n + q] \land f_w(x^*) = 1 \} \)
- \( S_1^{\text{max-tot-depth}} = \{ w : w \in S_1 \land \text{tot-depth}(w) \geq \text{tot-depth}(w') \ \forall w' \in S_1 \} \)

Then \( w \) is an input wire to an AND gate \( \forall w \in S_1^{\text{max-tot-depth}} \).

**Proof.** This fact is very easy to easy. Clearly, \( w \neq n + q \), since \( f_{n+q}(x^*) = 0 \) while \( f_w(x^*) = 1 \). Hence there exist layers of gates after the one containing \( w \). Suppose \( w \) is an input wire to an OR gate. Since \( f_w(x^*) = 1 \), for some OR gate \( w' \) in the next layer of gates, \( f_w(x^*) = 1 \). Hence, \( \exists w' \in S_1 \) such that \( \text{tot-depth}(w) < \text{tot-depth}(w') \) which contradicts the fact that \( w \in S_1^{\text{max-tot-depth}} \). \( \square \)

**Lemma 5.2.** For any wire \( w \in [n + q] \), if \( f_w(x^*) = 1 \), then \( r_w \) is known.

**Proof.** We prove this by observing the randomness we have set on each wire, from the output wire to the input wires. From Lemma [1] we know that the first such wire we would see would be an input to an AND gate. For an input wire \( A(w) \) of an AND gate, satisfying \( f_{A(w)}(x^*) = 1 \) first consider the case when \( f_{A(w)}(x^*) = \text{max} \). In this case, \( B \) explicitly chooses all random values associated with this gate and hence \( B \) chooses \( r_{A(w)} \). When \( f_{A(w)}(x^*) = 0 \), note that \( B \) carefully chose the randomness on the input wires which may potentially evaluate to 1 on \( x^* \) at random (and set the value on the random input wire \( B(w) \) based on this). Hence, if \( f_{A(w)}(x^*) = 1 \), then \( r_{A(w)} \) is known to \( B \). This forms the base case for the induction. Now, consider any other wire \( A(w) \) such that \( f_{A(w)}(x^*) = 1 \). Now, if \( A(w) \) were an input to an AND gate, then by the same argument as above, \( r_{A(w)} \) is known to \( B \). Suppose, \( A(w) \) were an input to an OR gate \( w \) and \( f_{A(w)}(x^*) = 1 \), then \( f_w(x^*) = 1 \). By the induction hypothesis, \( r_w \) is known. We know that since \( w \) is an OR gate, \( r_{A(w)} = r_w \) and hence \( r_{A(w)} \) is known. This completes the proof. \( \square \)

**Lemma 5.3.** For any wire \( w \in [n + q] \), if \( f_w(x^*) = 0 \), then \( g^w \) is known.

**Proof.** We can prove this by observing the randomness we have set on each wire, from the output wire to the input wires. The statement is true for the output wire \( w = n + q \), since \( g^{n+q+1} \) is known. This forms the base case. We can now argue inductively.

- **Case 1:** If \( w \) is an input to an OR gate \( w' \), then \( r_w = r_{w'} \). If \( f_{w'}(x^*) = 1 \), then by Lemma [2] \( r_{w'} \) is known and hence \( g^w \) is known. If \( f_{w'}(x^*) = 0 \), then by the induction hypothesis, \( g^{w'} \) is known and hence \( g^w \) is known.

- **Case 2:** If \( w \) is an input to an AND gate \( w' \), then \( f_w(x^*) = 0 \). Now, by the induction hypothesis, \( g^{w'} \) is known. If \( w = A(w') \), then \( r_{B(w')} \) was chosen at random and is known, and hence \( g^{w'} = g^{w'} - r_{B(w')} \) is known. Suppose \( w = B(w') \). If \( f_{A(w')}(x^*) = 0 \), \( r_w \) was chosen at random and is known, and hence \( g^{w} \) is known. If \( f_{A(w')}(x^*) = 1 \), then \( r_{A(w')} \) was chosen at random and is known, and hence \( g^{w} = g^{w'} - r_{A(w')} \) is known.

Finally, \( B \) generates key components for input wires \( w \in [n] \). By convention, if \( w \in [n] \), it then corresponds to the \( w \)-th input. If \( x^*_w = 1 \), then \( r_{w,i} \) is known, from Lemma [2] for all \( i \in [\Delta] \), where \( \Delta \) is the fanout of the input wire \( w \). The key components are: \( K_{w,i} = (D_{w,i})^{r_{w,i}} = g^{r_{w,i}}d_{w,i} \), for all \( i \in [\Delta] \). If \( x^*_w = 0 \), then \( g^{r_{w,i}} \) is known, from Lemma [3] for all \( i \in [\Delta] \). The key components are: \( K_{w,i} = (g^{r_{w,i}})^{z_{w,i}} = g^{r_{w,i}d_{w,i}} \), for all \( i \in [\Delta] \).

**Evaluate:**
Suppose a query is made for a secret key for an input \( x \in \{0,1\}^n \). If \( x = x^* \), then \( B \) aborts. Otherwise, \( B \)

---

\(^7\)It is true that the first such wire when we go from output to input level would be an AND gate with \( f_w(x^*) = 0 \). However, the discussion on the case of \( f_w(x^*) = 1 \) is more a general one for all AND gates in the circuit.
identifies an arbitrary \( t \) such that \( x_t \neq x^*_t \). Through pairing of \( D_{m,x_m} \forall m \in [n] \setminus \{ t \} \), it computes \( g_{n-1} \prod_{m \in [n] \setminus \{ t \}} d_{m,x_m} \) and raises it to \( z_1 \) to get \( H = g_{n-1} \prod_{m \in [n]} d_{m,x_m} \). Finally, it computes \( H' = e(U, H) = g_n \prod_{m \in [n]} d_{m,x_m} = F(k, x) \) and outputs it. Eventually, \( A \) will issue a challenge input \( \tilde{x} \). If \( \tilde{x} = x^* \), \( B \) will return the value \( T \) and output the same bit as \( A \) does as its guess. If \( \tilde{x} \neq x^* \), \( B \) outputs a random bit as its guess.

This completes the description of the adversary \( B \). We first note that in the case where \( T \) is part of a MDDH tuple, the real game and game executed by \( B \) have the identical distribution. Secondly, in both cases (i.e., whether or not \( T \) is part of the MDDH tuple), as long as \( B \) does not abort, once again, the real game and game executed by \( B \) have the identical distribution, except for the output of \( B \) on the challenge query \( x^* \). Similar to the analysis in Section 5, the probability that \( B \)'s guess was correct can be shown to be \( \epsilon(\lambda)/2^n \). \( \square \)

6 From Bit-fixing PRFs to NC\(^1\) PRFs

In this section, we show that from any constrained PRF scheme supporting bit-fixing predicates that has certain additive homomorphic properties (let this be \( F_{bf} \)), we can construct a constrained PRF scheme supporting NC\(^1\) circuit predicates (\( F_{NH} \)) in a black-box manner. We will be dealing with circuits of the form described in Section 2.3. It is sufficient if the PRF is able to fix a single bit to just one of the possibilities (i.e., either fixing the bits only to 0 or only to 1). The homomorphic properties that we require from the bit-fixing scheme are:

1. The PRF must have an additive key-homomorphism property. In other words, there exists a public algorithm \( F_{bf}.\text{KeyEval} \), such that, for all \( k_1, k_2 \in K \), \( F_{bf}.\text{KeyEval} \) outputs \( F_{bf}(k_1+k_2, x) \) on inputs \( F_{bf}(k_1, x) \) and \( F_{bf}(k_2, x) \).

2. Let \( F_{bf}.\text{Constrain}(k, i) \) be the constrain algorithm that takes in a key and the position of the bit to be fixed to 1 \( ^8 \). An additive key-homomorphism property should also exist among the constrained keys, that is, there exists a public algorithm, \( F_{bf}.\text{AddKeys} \), such that \( ^9 \) for all \( k_1, k_2 \in K \) and index \( i \),

\[
F_{bf}.\text{AddKeys}(F_{bf}.\text{Constrain}(k_1, i), F_{bf}.\text{Constrain}(k_2, i)) = F_{bf}.\text{Constrain}(k_1 + k_2, i)
\]

6.1 Construction

We follow the same template as in our NC\(^1\)-predicate construction in Section 5.1. We observe that the component \( K_{w,i} \) at the input level can be replaced with a constrained key from any bit-fixing scheme which satisfies the properties mentioned above. \( F_{bf}, F_{NH} \) denote the bit-fixing and NC\(^1\) schemes respectively.

\( F_{NH}.\text{Setup}(1^\lambda, 1^n) \):

The setup algorithm runs \( F_{bf}.\text{Setup}(1^\lambda, 1^n) \) to get the PRF \( F_{bf} \) and key \( k \). It sets the key as \( k \). The keyed pseudo-random function is defined as \( F_{bf}(k, x) \).

\( F_{NH}.\text{Constrain}(k, f = (n, q, A, B, \text{GateType})) \):

The constrain algorithm sets up randomness on the wires of the circuit using the procedure in the construction in Section 5.1 and computes key components for the input wires as \( K_w = F_{bf}.\text{Constrain}(r_w, w) \). \( ^{10} \) The constrained key \( k_f \) consists of all these key components.

\( F_{NH}.\text{Evaluate}(k_f, x) \):

The algorithm first checks that \( f(x) = 1 \), and if not, it aborts. As in the construction in Section 5.1, for every wire \( w \), if \( f_w(x) = 1 \), then, the algorithm computes \( F_{bf}(r_w, x) \). The algorithm proceeds iteratively and computes \( F_{bf}(r_{n+q}, x) = F_{bf}(k, x) \). \( F_{bf}(r_{w}, x) \) can be computed, case-wise, according to whether the wire is an input, an OR gate or an AND gate.

- **Input wire**

  If \( f_w(x) = 1 \), it computes \( F_{bf}(r_w, x) = F_{bf}.\text{Eval}(K_w, x) \).

\( ^8 \) By symmetry, the construction also works if the constrain algorithm fixes a bit to 0.

\( ^9 \) We note here that \( F_{bf}.\text{Constrain}(k, i) \) could, in general, be a randomized algorithm and in this case, we require the distributions on the left and the right of the equality to be computationally indistinguishable. For ease of exposition, we assume that \( F_{bf}.\text{Constrain}(k, i) \) is deterministic and state our results accordingly.

\( ^{10} \) As in Section 5.1, the fanout of the input wires can be easily incorporated.
OR gate
If \( f_w(x) = 1 \), at least one of \( f_A(u)(x) \) and \( f_B(u)(x) \) must be 1. Hence, we must have been able to evaluate at least one of \( F_{bf}(r_A(u), x) \) and \( F_{bf}(r_B(u), x) \). Since, \( r_A(u) = r_B(u) = r_w \), \( F_{bf}(r_w, x) = F_{bf}(r_A(u), x) = F_{bf}(r_B(u), x) \), which can be computed.

AND gate
If \( f_w(x) = 1 \), \( f_A(u)(x) = f_B(u)(x) = 1 \). Hence, we must have been able to evaluate both \( F_{bf}(r_A(u), x) \) and \( F_{bf}(r_B(u), x) \). The algorithm computes \( F_{bf}(r_w, x) = F_{bf} \cdot \text{KeyEval}(F_{bf}(r_A(u), x), F_{bf}(r_B(u), x)) \), since, \( r_A(u) + r_B(u) = r_w \).

The procedures above are evaluated, in order, for all \( w \) for which \( f_w(x) = 1 \). Thus, the algorithm computes \( F_{bf}(r_n + q, x) = F_{bf}(k, x) \).

6.2 Proof of Pseudorandomness
The correctness of the scheme is straightforward from the key-homomorphism property of the bit-fixing PRF scheme. We now prove the security.

Theorem 6.1. If there exists a PPT adversary \( A \) that breaks the selective security of our construction for \( n \)-bit inputs supporting \( \text{NC}^1 \)-predicates with an advantage \( \epsilon(\lambda) \), then there exists a PPT algorithm \( B \) that breaks the selective security of the underlying bit-fixing predicate construction with the same advantage \( \epsilon(\lambda) \).

Proof. Let \( A \) be the adversary which breaks the selective security of our \( \text{NC}^1 \) construction. We will construct an adversary \( B \) which will use \( A \) to break the selective security of the bit-fixing construction \( F_{bf} \). Thus, \( B \) plays a dual role: one as an adversary in the security game breaking the bit-fixing construction and also as a challenger in the security game breaking the \( \text{NC}^1 \) construction.

- First \( A \) provides its challenge \( x^* \) to \( B \) which in turn forwards it to its challenger. \( B \) receives the public parameters of the bit-fixing scheme from its challenger along with either \( F_{bf}(k, x^*) \) or a random value which it forwards to \( A \). \( B \) is going to answer queries as though the PRF evaluated by the \( \text{NC}^1 \) construction is the same as that evaluated by the bit-fixing construction \( F_{bf} \) used by the challenger. When \( A \) asks a query \( f \) to \( \text{NC}^1 \).\text{Constrain} oracle with \( f(x^*) = 0 \), \( B \) follows a procedure similar to the one in Section 5.1.

- \( B \) carefully sets the randomness on all wires in the circuit as in the proof in Section 5.1. By virtue of this careful setting, the same properties hold: for any wire \( w \in [n + q] \), if \( f_w(x^*) = 1 \), then \( r_w \) is known, and if \( f_w(x^*) = 0 \), then \( r_w \) would either be known or of the form \( k + \sum r \), where each \( r \) is known. Note that \( r_n + q = k \) which is the key of PRF used by \( B \) as well as \( B \)'s challenger.

- To give out keys for the input wires, \( B \) does the following. For those wires \( w \) with \( f_w(x^*) = 1 \), \( r_w \) is known and hence \( B \) obtains \( K_w = F_{bf} \cdot \text{Constrain}(r_w, w) \) by running \( F_{bf} \cdot \text{Constrain}(r_w, w) \) by itself. For wires \( w \) with \( f_w(x^*) = 0 \), if \( r_w \) is known, then \( B \) obtains \( K_w = F_{bf} \cdot \text{Constrain}(r_w, w) \) by running \( F_{bf} \cdot \text{Constrain}(r_w, w) \) by itself. Otherwise, \( r_w \) is of the form \( k + \sum r \), where each \( r \) is known. For each \( r, B \) obtains \( K'_{r, w} = F_{bf} \cdot \text{Constrain}(r, w) \) by running \( F_{bf} \cdot \text{Constrain}(r, w) \) by itself. Through repeated use of \( F_{bf} \cdot \text{AddKeys} \), and by virtue of the homomorphism property of the constrained keys, \( B \) obtains \( K'_{\sum r, w} = F_{bf} \cdot \text{Constrain}(\sum r, w) \). \( B \) then queries its challenger for the constrained key fixing the \( w \)th bit, i.e., it obtains \( K'_{k, w} = F_{bf} \cdot \text{Constrain}(k, w) \) by querying its challenger. Finally, through the use of \( \text{AddKeys} \), \( B \) obtains \( K_w = F_{bf} \cdot \text{Constrain}(r_w, w) \).

- When answering \( A \)'s queries to \( \text{NC}^1 \).\text{Constrain}, it is important to note that \( B \) does not query for any predicate that allows it to evaluate \( F(k, x^*) \) by itself. We achieve this because all queries by \( B \) to the challenger, \( F_{bf} \cdot \text{Constrain}(k, w) \), fix the \( w \)th bit to 1, while if the query were made, \( f_w(x^*) = 0 \), i.e., the \( w \)th bit of \( x^* \) is 0.

- When \( A \) outputs a bit \( b' \), \( B \) outputs the same.

In the above game, if \( A \) breaks the selective security of the \( \text{NC}^1 \) construction with an advantage of \( \epsilon(\lambda) \) then \( B \) breaks the underlying bit-fixing construction with the same advantage.
References


A  Dealing with consecutive AND gate Layers

Consider the circuit shown in Figure 2. We present here a sketch of how the simulator would work for this circuit for choice \( x^* = 01001111 \) on which the circuit evaluates to 0. The wires are numbered as in Figure 2. The simulator sets randomness as described in the proof of Theorem 1:

- \( r_w = c_w + \eta_w \) for \( w \in \{1, 3, 4\} \);
- \( r_9 = c_9 + \eta_1 + \eta_2, r_{10} = 2c_{10} + \eta_3 + \eta_4, r_{11} = \eta_5 + \eta_6, r_{12} = \eta_7 + \eta_8 \)
- \( r_{13} = 3c_{13} + \eta_1 + \eta_2, r_{14} = 2c_{14} + \eta_3 + \eta_4 + \eta_5 + \eta_6, r_{15} = \eta_5 + \eta_6 + \eta_7 + \eta_8 \)
- \( r_{16} = 5c_{16} + \eta_1 + \eta_2 + \eta_3 + \eta_4 + \eta_5 + \eta_6, r_{17} = 2c_{17} + \eta_3 + \eta_4 + 2\eta_5 + 2\eta_6 + \eta_7 + \eta_8 \)
- \( r_{18} = c_{18} + \eta_1 + \eta_2 \)

\( B \) computes the key components for the input wires as in the proof of Theorem 1. Key components need to be given out for the OR gate as well. To this end, \( B \) sets \( a_{18} = \frac{1}{5}c_{18} + \psi_{18} \) and \( b_{18} = \frac{1}{2}c_{18} + \phi_{18} \). Then, \( B \) creates key components:

\[
K_{18,1} = g^{a_{18}}, K_{18,2} = g^{b_{18}}, K_{18,3} = g^{r_{18} - a_{18} + r_{16}}, K_{18,4} = g^{r_{18} - b_{18} + r_{17}}
\]

As was shown in the proof of Theorem 1, it is easy to see that the components can indeed be computed.

When there is no OR gate following these layers of AND gates, we engineer the randomness coming into the first layer (which is either the input randomness or that from the layer of OR gates before these layers of AND gates) such that the output randomness ends up being \( u = r_{n+q} \).

B  Proof of pseudorandomness of the Free-OR Construction

The correctness of the constrained PRF is verifiable in a straightforward manner from the construction. The pseudorandomness property of the constrained PRF is proved ahead. The security proof is in the selective security model (where the adversary commits to the challenge input \( x^* \) at the beginning of the game). To get full security, the proof will use the standard complexity leveraging technique of guessing the challenge \( x^* \); this guess will cause a loss of a \( 1/2^n \)-factor in the reduction.

**Theorem B.1.** If there exists a PPT adversary \( A \) that breaks the pseudorandomness property of our circuit-predicate construction for \( n \)-bit inputs with advantage \( \epsilon(\lambda) \), then there exists a PPT algorithm \( B \) that breaks the \( \kappa = (n + \epsilon_{\text{AND}} - 1) - \text{Multilinear Decisional Diffie-Hellman assumption with advantage } \epsilon(\lambda)/2^n \).
Proof. The algorithm $B$ first receives a $\kappa = (n + \ell_{\text{AND}} - 1)$-MDDH challenge consisting of the group sequence description $G$ and $g = g_1, g^{c_1}, \ldots, g^{c_{n+1}}$ along with $T$, where $T$ is either $g_m \prod_{x \in [n+1]} c_m$ or a random group element in $G_{\kappa}$.

Setup:
It chooses an $x^* \in \{0, 1\}^n$ uniformly at random. Next, it chooses random $z_1, \ldots, z_n \in \mathbb{Z}_p$ and sets

$$D_{m, \beta} = \begin{cases} g^{x_m} & x_m = \beta \\ g^{z_m} & x_m \neq \beta \end{cases}$$

for $m \in [n]$ and $\beta \in \{0, 1\}$. This corresponds to setting

$$d_{m, \beta} = \begin{cases} c_m & x_m = \beta \\ z_m & x_m \neq \beta \end{cases}$$

It then implicitly sets $u = c_{n+1} \cdot c_{n+2} \cdot \ldots \cdot c_{n+\ell_{\text{AND}}}$. The setup is executed as in the construction.

Constrain:
Suppose a query is made for a secret key for a circuit $f = (n, q, A, B, \text{GateType})$. If $f(x^*) = 1$, then $B$ aborts.

Otherwise, $B$ sets the randomness on each wire in the circuit in the following way. For the output wire $w = n + q$, it implicitly sets $r_w = u = c_{n+1} \cdot c_{n+2} \cdot \ldots \cdot c_{n+\ell_{\text{AND}}}$. For each $w \in [n+q] \backslash [n]$, if $\text{GateType}(w) = \text{OR}$, it sets $r_A(w) = r_B(w) = r_w$. Suppose $\text{GateType}(w) = \text{AND}$. In addition, let $j = \text{AND-depth}(w)$. If $f_A(w)(x^*) = 0$, it sets $r_A(w) = c_{n+1} \cdot \ldots \cdot c_{n+j-1} + \eta_{A(w)}$, while if $f_A(w)(x^*) = 1$, it sets $r_A(w) = \eta_{A(w)}$, where $\eta_{A(w)} \in \mathbb{Z}_p$ is a randomly chosen element. Similarly, if $f_B(w)(x^*) = 0$, it sets $r_B(w) = c_{n+1} \cdot \ldots \cdot c_{n+j-1} + \eta_{B(w)}$, while if $f_B(w)(x^*) = 1$, it sets $r_B(w) = \eta_{B(w)}$, where $\eta_{B(w)} \in \mathbb{Z}_p$ is a randomly chosen element. Suppose that $w \in \text{Gates, GateType}(w) = \text{OR}$ and that the fanout of $w$ is greater than $1$. In addition, let $j = \text{AND-depth}(w)$. In this case, a FANOUT-gate would have been placed after $w$. Let $r_{w, i}^j$ denote the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) and let $r_{w, i}^{R, i}$ denote the randomness on the $i$th FANOUT wire of the FANOUT-gate (there would be as many of these as the fanout of the gate $w$). Since the process of setting the randomness on the wires inherently proceeds from the output gate to the inputs by description, $B$ would have already set $r_{w, i}^{R, i}$ for all $i \in [\Delta]$, where $\Delta$ denotes the fanout of the gate. If $f_w(x^*) = 0$, it sets $r_{w, i}^j = c_{n+1} \cdot \ldots \cdot c_{n+j} + \eta_{w, i}^j$, while if $f_w(x^*) = 1$, it sets $r_{w, i}^j = \eta_{w, i}^j$, where $\eta_{w, i}^j \in \mathbb{Z}_p$ is a randomly chosen element.

To show that $B$ can indeed compute all the key components we shall prove (Lemma ??) that for all wires in the circuit, $B$ can compute $g_{j, w}^i$, where $j$ is $\text{AND-depth}(w)$. To prove this, we shall prove the above statement, both when the wire $w$ is such that $f_w(x^*) = 1$ (Lemma ??), and when the wire $w$ is such that $f_w(x^*) = 0$ (Lemma ??). To prove Lemma ??, we shall first prove the following fact (Lemma ??): consider all wires in the circuit that evaluate to $1$ on $x^*$ and consider those wires among these that have maximum total depth; then, these wires must all be input wires to AND gates.

Lemma B.1. Define:

- $S_1 = \{w : w \in [n + q] \land f_w(x^*) = 1\}$
- $S_1^{\text{max-total-depth}} = \{w : w \in S_1 \land \text{total-depth}(w) \geq \text{total-depth}(w') \ \forall w' \in S_1\}$

Then $w$ is an input wire to an AND gate $\forall w \in S_1^{\text{max-total-depth}}$.

Proof. This fact is very easy to see. Clearly, $w \neq n + q$, since $f_{n+q}(x^*) = 0$ while $f_w(x^*) = 1$. Hence $\text{total-depth}(w) < \ell$ and there exist layers of gates after the one containing $w$. Suppose $w$ is an input wire to an OR gate. Since $f_w(x^*) = 1$, for some OR gate $w'$ in the next layer of gates, $f_{w'}(x^*) = 1$. Hence, $\exists w' \in S_1$ such that $\text{total-depth}(w) < \text{total-depth}(w')$ which contradicts the fact that $w \in S_1^{\text{max-total-depth}}$. \qed

Lemma B.2. For any wire $w \in [n + q]$, if $f_w(x^*) = 1$, then $r_w$ is known to $B$.

Proof. We can prove this by observing the randomness we have set on each wire, from the output wire to the input wires. From Lemma ??, the first such wire we would see would be an input to an AND gate, which by our imposed circuit structure would be an OR gate. For an input wire $w$, of an AND gate, satisfying $f_w(x^*) = 1$, $r_w$ was chosen at random and hence is known. This forms the base case for the induction. The previous argument
also holds for any OR gate. If \( w \) were an AND gate and \( f_w(x^*) = 1 \), then it feeds an OR gate \( w' \) in the next layer of gates, with \( f_{w'}(x^*) = 1 \). By induction hypothesis, \( r_w' \) is known. We also know that since \( w' \) is an OR gate, \( r_w = r_w' \) and hence \( r_w \) is known. This completes the proof. \( \square \)

**Lemma B.3.** For any wire \( w \in [n + q] \), if \( f_w(x^*) = 0 \), then \( c_j^w \) is known, where \( j = \text{AND-depth}(w) \).

**Proof.** We can prove this by observing the randomness we have set on each wire, from the output wire to the input wires. The statement is true for the output wire \( w = n + q \), since \( c_j^w \) can be computed using \( \ell_{\text{AND}} \) pairings of \( g^m \), \( n + 1 \leq m \leq n + \ell_{\text{AND}} \). This forms the base case. We can now argue inductively. If \( w \) is an input to an OR gate \( w' \), then \( r_w = r_w' \) and \( \text{AND-depth}(w) = j \). If \( f_{w'}(x^*) = 1 \), then by Lemma **??**, \( r_w' \) is known and hence \( c_j^w \) is known. If \( f_{w'}(x^*) = 0 \), then by the induction hypothesis, \( c_j^w \) is known and hence \( c_j^w \) is known. If \( w \) is an input to an AND gate, then \( r_w = c_n+c_{n+1}+\ldots+c_{n+j}+\eta_w \) and \( c_j^w \) can be computed since \( c_j^w \) is known. Hence, this completes the proof. \( \square \)

**Lemma B.4.** For any wire \( w \in [n + q] \), \( c_j^w \) is known, where \( j = \text{AND-depth}(w) \).

**Proof.** The statement follows directly from Lemmas **??** and **??**. \( \square \)

We now describe how \( B \) generates key components for wires \( w \), case-wise, according to whether \( w \) is an input wire, and AND gate or a FANOUT-gate as described below.

- **Input wire**
  By convention, if \( w \in [n] \), then it corresponds to the \( w \)-th input. If \( x^w = 1 \), then \( r_w \) is known from Lemma **??**. The key component is:
  
  \[
  K_w = (D_{w,1})^r_w = g^{r_w d_{w,1}}
  \]
  
  If \( x^w = 0 \), then \( g^{r_w} \) is known from Lemma **??**. The key component is:
  
  \[
  K_w = (g^{r_w})^{\psi_w} = g^{r_w d_{w,1}}
  \]

- **AND gate**
  Suppose that \( w \in \text{Gates} \) and that \( \text{GateType}(w) = \text{AND} \). In addition, let \( j = \text{AND-depth}(w) \).
  
  If \( f_w(x^*) = 1 \), then \( r_w \) is known from Lemma **??**. Further, \( g_{j-1}^{r_{A,w}} \) and \( g_{j-1}^{r_{B,w}} \) are known from Lemma **??**. \( B \) chooses \( \psi_w = a_w, \phi_w = b_w \) at random. The key components are:
  
  \[
  K_{w,1} = g^{a_{w,1}}, K_{w,2} = g^{b_{w,1}}, K_{w,3} = g_{j-1}^{r_{w,-a_{w},r_{A,w}}-b_{w},r_{B,w}}
  \]
  
  If \( f_w(x^*) = 0 \), we know that at least one of \( f_{A,w}(x^*) \) and \( f_{B,w}(x^*) \) must be zero.
  
  * If \( f_{A,w}(x^*) = 0 \), \( B \) implicitly sets \( a_w = c_{n+j} + \psi_w \) and \( b_w = \phi_w \), where \( \psi_w, \phi_w \in \mathbb{Z}_p \) are randomly chosen elements.
  
  * If \( f_{A,w}(x^*) = 1 \) and hence \( f_{B,w}(x^*) = 0 \), \( B \) implicitly sets \( a_w = \psi_w \) and \( b_w = c_{n+j} + \phi_w \), where \( \psi_w, \phi_w \in \mathbb{Z}_p \) are randomly chosen elements.

  Then, \( B \) creates key components:
  
  \[
  K_{w,1} = g^{a_w}, K_{w,2} = g^{b_w}, K_{w,3} = g_{j-1}^{r_{w,-a_{w},r_{A,w}}-b_{w},r_{B,w}}
  \]

  We now show that these components can indeed be computed in every case. Note that the first two components can be computed in both cases. Consider \( K_{w,3} \).

---

\(^{11}\)This is inclusive even of randomness on either side of potential FANOUT-gates because if the wire is 1, the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) is chosen at random.

\(^{12}\)This is inclusive even of randomness on either side of potential FANOUT-gates because if the wire is 0, the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) is chosen in a similar fashion to the randomness on the output wires of the FANOUT-gate, except for the \( n \)-component which is known.
* Consider the former case, where \( f_{A(w)}(x^*) = 0 \). Hence, \( B \) must have set \( r_{A(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{A(w)} \). Hence, we have:

\[
K_{w,3} = g_{j-1}^{-1} \eta_a - c_{n+1} \cdots c_{n+j-1} + \psi_a - \psi_B = g_{j-1}^{-1} r_{A(w)} - b_r - r_B(w)
\]

which can be computed as follows. \( \eta_{A(w)} \) is known, and from Lemma 20, \( g_{j-1}^{-1} \) can be computed. Further, \( g_{c_{n+1} \cdots c_{n+j-1}} \) can be computed using \( j-1 \) pairings of \( g^{c_m}, n+1 \leq m \leq n+j-1 \). Hence, the key component can be computed.

* Consider the latter case, where \( f_{A(w)}(x^*) = 1 \) and \( f_B(w)(x^*) = 0 \). Hence, \( B \) must have set \( r_{B(w)} = c_{n+1} \cdots c_{n+j-1} + \eta_{B(w)} \). Hence, we have:

\[
K_{w,3} = g_{j-1}^{-1} \eta_a - c_{n+1} \cdots c_{n+j-1} + \psi_a - \psi_B = g_{j-1}^{-1} r_{A(w)} - b_r - r_B(w)
\]

which can be computed as outlined in the former case.

- **FANOUT-gate**

Suppose that \( w \in \text{Gates} \), \( \text{GateType}(w) = \text{OR} \) and that the fanout of \( w \) is greater than 1. In addition, let \( j = \text{AND-depth}(w) \). In this case, a FANOUT-gate would have been placed after \( w \). Let \( r_{w}^L \) denote the randomness on the wire going as input to the FANOUT-gate (the actual output wire of the gate under consideration) and let \( r_{w}^{R,i} \) denote the randomness on the \( i \)th fanout wire of the FANOUT-gate (there would be as many of these as the fanout of the gate \( w \)). If \( f_w(x^*) = 1 \), then by Lemma 20, \( r_{w}^L \) and \( r_{w}^{R,i} \) are known for all \( i \in [\Delta] \), where \( \Delta \) is the fanout of the gate \( w \). The key components are:

\[
K_{w,w',i} = g_{j-1}^{-1} (r_{w}^{R,i} - r_{w}^L)
\]

for all \( i \in [\Delta] \), where \( \Delta \) is the fanout of the gate \( w \).

Suppose \( f_w(x^*) = 0 \). Then, by our imposed circuit structure, each wire fanning out of \( w \) is an input to an AND gate and hence \( r_{w}^{R,i} = c_{n+1} \cdots c_{n+j} + \eta_{w}^{R,i} \) for all \( i \in [\Delta] \), where \( \Delta \) is the fanout of the gate \( w \). Also, \( r_{w}^L = c_{n+1} \cdots c_{n+j} + \eta_{w}^L \). Hence, the key components:

\[
K_{w,w',i} = g_{j-1}^{-1} (\eta_{w}^{R,i} - \eta_{w}^L) = g_{j-1}^{-1} (r_{w}^{R,i} - r_{w}^L)
\]

can be computed for all \( i \in [\Delta] \), where \( \Delta \) is the fanout of the gate \( w \), since \( \eta_{w}^L \) and \( \eta_{w}^{R,i} \) are known for all \( i \in [\Delta] \).

We set, for the output wire \( w = n + q \), \( \eta_w = 0 \), so that \( r_w = u \) in \( B \)'s internal view. It is easy to see that \( a_w \) and \( b_w \) have the same distribution in the real game and game executed by \( B \), since in the real game, they are chosen at random and in the game executed by \( B \), they are either chosen at random or have values offset by some random values \( \psi_w \) and \( \phi_w \), respectively. For \( w \in [n + q - 1] \), \( r_w \) also has the same distribution in the real game and the game executed by \( B \), since in the real game, they are chosen so that randomness on the input wires of an OR gate are the same as the randomness on its output wire, and they are chosen at random for an AND gate, and in the game executed by \( B \), they are chosen in the exact same way, where being "chosen at random" is either truly satisfied or fixed values are offset by random \( \eta_w \) values. Now, we look at \( r_{n+q} \). In the real game, it is a fixed value \( u \), and in the game executed by \( B \), by setting \( \eta_{n+q} = 0 \), \( r_{n+q} = c_{n+1} \cdots c_{n+q} = u \) internally. Hence, they too have the same distribution. Hence all the parameters in the real game and game executed by \( B \) have the identical distribution.

Evaluate:

Suppose a query is made for a secret key for an input \( x \in \{0,1\}^n \). If \( x = x^* \), then \( B \) aborts. Otherwise, \( B \) identifies an arbitrary \( t \) such that \( x_t \neq x^*_t \). Through \( \ell_{\text{AND}} \) pairings of \( g^{c_m}, n+1 \leq m \leq n+\ell_{\text{AND}} \), it computes \( H = g_{\text{AND}}^{u} = g_{\text{AND}}^{c_{n+1} \cdots c_{n+\ell_{\text{AND}}}} \). Then, through pairing of \( D_m, x_m \forall m \in \{n+1\} \setminus \{t\} \), it computes \( g_{m}^{-1} \prod_{m \in \{n+1\} \setminus \{t\}} d_{m,x_m} \) and raises it to \( d_{t,x_t} = z_t \) to get \( H' = g_{n-1}^{-1} \prod_{m \in \{n\} \setminus \{t\}} d_{m,x_m} \). Finally, it computes \( H'' = e(H, H') = g_{n+\ell_{\text{AND}}-1}^{-1} \prod_{m \in \{n\} \setminus \{t\}} d_{m,x_m} = F(k, x) \) and outputs it.

Eventually, \( A \) will issue a challenge input \( \tilde{x} \). If \( \tilde{x} = x^* \), \( B \) will return the value \( T \) and output the same bit as \( A \) does as its guess. If \( \tilde{x} \neq x^* \), \( B \) outputs a random bit as its guess.
This completes the description of the adversary $B$. We first note that in the case where $T$ is part of a MDDH tuple, the real game and game executed by $B$ have the identical distribution. Secondly, in both cases (i.e., whether or not $T$ is part of the MDDH tuple), as long as $B$ does not abort, once again, the real game and game executed by $B$ have the identical distribution, except for the output of $B$ on the challenge query $x^*$. We now analyze the probability that $B$’s guess was correct. Let $\delta'$ denote $B$’s output and let $\delta$ denote whether $T$ is an MDDH tuple or not, $\delta, \delta' \in \{0, 1\}$. Now

$$
\Pr[\delta' = \delta] = \Pr[\delta' = \delta | \text{abort}] \Pr[\text{abort}] + \Pr[\delta' = \delta | \text{abort}] \Pr[\text{abort}]
$$

$$
= \frac{1}{2} (1 - 2^{-n}) + \Pr[\delta' = \delta | \text{abort}] \cdot (2^{-n})
$$

$$
= \frac{1}{2} (1 - 2^{-n}) + \left( \frac{1}{2} + \epsilon \right) \cdot (2^{-n})
$$

$$
= \frac{1}{2} + \epsilon \cdot (2^{-n})
$$

The set of equations shows that the advantage of $B$ is $\epsilon(\lambda)/2^n$. The second equation is true since the probability of $B$ not aborting is $2^{-n}$. The third equation comes from the fact that the probability of the adversary winning conditioned on not aborting is the same as the original probability of winning.

This completes the proof of the theorem, which establishes the pseudorandomness property of the construction. Hence, the constrained PRF construction for the circuit-predicate case is secure under the $\kappa$-MDDH assumption. 

**Remarks.** We illustrate that this technique has use inspite of the restrictions on the structure of the circuit. There are several circuits for which the technique provides a reduction in the number of levels of multilinear maps used, even if it means the circuit is blown up because of our requirements. Consider the example circuit given ahead.

![Figure 3: Circuit illustrating use of the Free-OR technique](image)

The circuit in Figure ?? would require 12 levels of multilinear maps without the use of the Free-OR technique. For applying the technique, we require that the inputs of OR gates do not fanout. To this end, the circuit has to be re-drawn as shown in Figure ???. After applying the Free-OR technique on the circuit in Figure ???, only 8 levels of multilinear maps are required, i.e., both layers of OR gates become “free”. The consequence is that since the number of AND gates in the circuit has increased, the number of keys to be given out has gone up at the cost of decreasing the number of levels required. However, giving out keys is cheaper than moving up levels in multilinear maps. Also note that having successive levels of AND gates is not an issue and we need not blow up the circuit. Also, inputs of AND can fanout and this requires no additional blow-up. Thus, even for a small circuit such as the one in Figure ??, we obtain a reduction in the number of levels of multilinear maps (after the blow-up). Note that, even using our Free-AND technique would result in a scheme using 9 levels of multilinear maps.
C Backtracking attack in Constrained PRFs for Arbitrary Circuits

We first outline the intuition behind the Free-AND and Free-OR techniques and why they work in our setting. The constrained PRF construction for arbitrary circuits of Boneh and Waters [BW13] works by enabling the owner of the constrained key to learn some value associated with every wire in the circuit which evaluates to 1. On input $x$, when $f_w(x) = 1$ for some wire $w$, this value can be viewed as the PRF output on input $x$, with $r_w$ as the PRF key. Proceeding in this manner, an evaluator can learn the PRF output on input $x$ with $u$ as the PRF key (which is the desired output), as $r_{n+q} = u$. In the [BW13] construction, the randomness on no two wires were correlated. To bridge that gap, one had to move up a level in the multilinear maps at every gate. Our techniques show that it is possible to have some of the randomness values on different wires correlated without compromising the security of the scheme. The exact correlation between the randomness follows from the structure of the gate under consideration.

**AND gates.** An AND gate evaluates to 1 if and only if both of its inputs evaluate to 1. In some sense, one must learn the value associated with the output wire of an AND gate if and only if one has already learnt the values associated with its two input wires. Informally, let $\text{PRF}(k, x)$ denote the output of a PRF on input $x$ and key $k$. Then, an evaluator who knows both $\text{PRF}(r_{A(w)}, x)$ and $\text{PRF}(r_{B(w)}, x)$, must be able to learn $\text{PRF}(r_w, x)$. While this is possible in [BW13], by moving up a level in the multilinear maps, since the PRF under consideration is key homomorphic, we show that we can do so without moving up a level and simply by multiplying $\text{PRF}(r_{A(w)}, x)$ and $\text{PRF}(r_{B(w)}, x)$ to get $\text{PRF}(r_w, x)$. This was possible, since we chose $r_w = r_{A(w)} + r_{B(w)}$. In general, it is easy to see that our technique can be extended to AND-gates having arbitrary\(^{13}\) fan-in greater than 1, as we are simply secret sharing $r_w$ among its input wires $r_{A(w)}$ and $r_{B(w)}$.

Now, note that this structure gives rise to the following property: if an evaluator knows the values associated with any two of the three wires connected to the AND gate (i.e. any two out of $\text{PRF}(r_{A(w)}, x), \text{PRF}(r_{B(w)}, x)$, and

---

\(^{13}\)The fan-in of a gate is the number of inputs to it.
PRF($r_w, x$), then the evaluator can compute the third value as well. If the (malicious) evaluator did indeed learn PRF($r_w, x$), it must be the case that the AND gate evaluated to 1 and hence both its inputs must have been 1. In this case, no harm is done if the malicious evaluator indeed learned both PRF($r_{A(w)}, x$) and PRF($r_{B(w)}, x$).

**OR gates.** Now, let us consider an OR gate. It evaluates to 1 if and only if any of its inputs evaluate to 1. Here, an evaluator must learn PRF($r_w, x$) iff he learns either PRF($r_{A(w)}, x$) or PRF($r_{B(w)}, x$). Note, that we achieved this by setting $r_w = r_{A(w)} = r_{B(w)}$. Again, it is easy to see that the technique can be extended to OR-gates having arbitrary fan-in greater than 1.

Now, note that this structure gives rise to the following property: if an evaluator knows the value associated with any one of the three wires connected to the AND gate (i.e. any one out of PRF($r_{A(w)}, x$), PRF($r_{B(w)}, x$), and PRF($r_w, x$)), then the evaluator can compute the other two values as well. Now, note that if the (malicious) evaluator did indeed learn PRF($r_w, x$), it must be the case that the OR gate evaluated to 1, and hence at least one of its inputs must have been 1. As was in the AND gate case, if $f_{A(w)}(x) = 1$, then no harm is done if the malicious evaluator indeed learns PRF($r_{A(w)}, x$). On the other hand, if $f_{B(w)}(x) = 0$ and yet $f_w(x) = 1$, the evaluator would learn PRF($r_{B(w)}, x$). This leads to an explicit attack when we consider circuits that have fan-out greater than 1 and hence we are unable to combine the Free-AND and Free-OR techniques for arbitrary circuits. This attack is similar in spirit to the “backtracking attack” described by Garg *et al.* (GGH +13) in the context of attribute-based encryption. For a more detailed exposition of this attack in the context of constrained PRFs, we refer the reader to Appendix ??.

Let us first describe the attack encountered when trying to combine Free-AND and Free-OR in more detail. The notion of backtracking, as discussed earlier, is that from the value associated with the output wire (PRF($r_w, x$)), an adversarial evaluator can go backwards and learn the value associated with an input wire that actually evaluates to 0. This leads to an attack as illustrated ahead.

\[ \text{Figure 5: Circuit with backtracking-attack} \]

Consider the circuit shown in Figure ???. Assume that we try to use both Free-AND and Free-OR techniques, i.e., for AND gates, the randomness of the output wire is secret-shared between the randomness of the input wires, and for OR gates, all three wires have the same randomness. Suppose we have obtained the constrained key for this circuit. On input $x = 000011$, the circuit evaluates to 0 and hence we should not be able to evaluate the PRF on $x$ using the constrained key. However, we show that we indeed can.

The wires are numbered as in Figure ???. First, since we are employing both techniques, the depth of all gates as well as the final output wire is assumed to be the same. Let us refer to this common depth by $\gamma$. Secondly, we note that in the spirit of our Free-OR technique, a FANOUT-gate would have been placed at the output wire numbered 8, and we would have obtained keys for the FANOUT-gate, which would be of the form $g_\gamma(r_8^{R,1} - r_8^L)$ and $g_\gamma(r_8^{R,2} - r_8^L)$, where $r_8^{R,1}$ is the randomness on an input wire to the AND gate with output wire 10, and $r_8^{R,2}$ is the randomness on an input wire to the AND gate with output wire 11. On $x = 000011$, wire 9 evaluates to 1, while wires 7 and 8 evaluate to 0. Hence, we learn the value associated with wire 9. However, since wire 9 is an input wire to an OR gate, we also implicitly learn the value associated with wire 8. Since wire 8 is again an input to the OR gate with

\[ \text{Note that due to the presence of the FANOUT-gate, there are in fact three values associated with wire 8 due to the three randomness values } r_8^L, r_8^{R,1} \text{ and } r_8^{R,2}. \]
output wire 10, we implicitly learn the value associated with wire 10, which should not have been the case since wire 10 evaluates to 0 on $x$. Since we have learnt the value associated with wire 9, we have also learnt the value associated with wire 11. Now that we have learnt the values associated with wires 10 and 11, we can learn the value associated with wire 12, which would be the PRF output on $x$. In other words, we have used the constrained key to obtain the PRF output on an $x$ which does not satisfy the circuit, which compromises the security of the scheme.

We would like to draw attention to the following observations:

1. The attack discussed above was possible only because the value associated with 8 which was learnt only implicitly, and could not have been learnt otherwise, could be used in another part of the circuit, in other words, the attack was possible because the fanout of the AND gate with output wire 8 was more than 1. If this were not the case, the value learnt implicitly would have no further use and this would not be an attack. Since NC$^1$ circuits have this property of fanout of every gate being restricted to 1, we can apply both techniques for NC$^1$ circuits as shown ahead.

2. When only one of the techniques is used, such attacks do not occur since we, in some sense, re-set randomness at gates for which the technique is not used. For instance, when we use the Free-AND technique, we jump a level at OR gates and do a re-set on the randomness. In the Free-OR technique, we explicitly avoid such attacks by requiring the circuit to have the property that AND gates have a fanout of 1. Hence, such attacks are prevented when only one of the techniques is applied on arbitrary circuits.

D Applications

In this section, we explain the application of our techniques to attribute-based encryption (ABE). Garg et al. [GGH$^+$13c] proposed an ABE scheme for all polynomial size circuits based on multilinear maps. This construction and its follow up works [?] lend themselves to our optimisations. Hence, we get:

- an ABE scheme for arbitrary circuit predicates using an $(\ell_{\text{OR}} + 1)$–linear map, where $\ell_{\text{OR}}$ denotes the OR-depth of the predicate $f$ when expressed as a boolean circuit. The security is provided under the $(\ell_{\text{OR}} + 1)$–MDDH assumption.
- an ABE scheme for circuit predicates using an $(\ell_{\text{AND}} + 1)$–linear map, where $\ell_{\text{AND}}$ denotes the AND-depth of the circuit predicate $f$. The security is provided under the $(\ell_{\text{AND}} + 1)$–MDDH assumption. In this construction, as in constrained PRFs, we require the circuit to be of a specific structure.
- an ABE scheme for all predicates $f \in \text{NC}^1$ using an bilinear maps under the Decisional Bilinear Diffie-Hellman assumption. Our construction has some gains over the ABE construction for NC$^1$ predicates of [GPSW06] that, during decryption, our construction involves only multiplications and additions over group elements and no exponentiations whereas [GPSW06] involves as many as $l_x$ exponentiations ($l_x$ represents the number of bits of $x$ having the value 1$^{15}$)

- The underlying hardness assumption is the $(\kappa, n)$–Multilinear Diffie-Hellman Exponent (MDHE) Assumption with $n$ being the length of the attribute vector. This assumption states that when an adversary is given

$$\left(g^{c_1}, \ldots, g^{c_{n}}, g^{c_{n+2}}, \ldots, g^{2^n}, g^{c_2}, \ldots, g^{c_{n+1}}, \beta\right)$$

distinguishing between $\beta = g_\kappa \prod_{2 \leq i \leq \kappa} c_i$ and $\beta \leftarrow G_\kappa$ is hard. Here, $\kappa = \ell_{\text{OR}} + 1$ in the Free-AND case, $\kappa = \ell_{\text{AND}} + 1$ in the Free-OR case and $\kappa = 1$ for the NC$^1$ construction. Note that $(1, n)$–MDHE is same as the ‘standard’ Bilinear Diffie-Hellman Exponent (BDHE) assumption.

D.1 Attribute-based encryption for circuits

Here, we present an ABE scheme which is the modified form of the one in [GGH$^+$13c] applying our “Free-AND” optimisation in detail. $^{16}$ The advantages provided by the resulting ABE scheme can be viewed in two ways.

\footnote{FANOUT-gate.}

\footnote{However, [GPSW06] can support any $k$ out of $n$ threshold gate, for $k \in [n]$, whereas our scheme can support only $n$ out of $n$ and 1 out of $n$ threshold gates.}

\footnote{All the other versions of ABE provided above can be obtained in a similar manner.}
• When a multilinear maps of $\kappa = \ell_{\text{OR}} + 1$ levels is used, our scheme can support circuits of “OR depth” $\ell_{\text{OR}}$ (and arbitrary levels of AND gates), whereas the scheme in $\text{[GHT+13]}$ can only support circuits of total depth at most $\ell_{\text{OR}}$.

• Also, if the circuit family that needs to be supported by the ABE scheme has circuits whose OR depth is lesser than their overall depth, our scheme only requires lesser levels in multilinear maps. Thus, the public parameters, the keys and the ciphertexts are shorter.

In addition, no secret key components are required for the AND gates in any case. Now we present our “Free-AND” ABE construction.

D.1.1 Construction

**ABE.Setup($1^\lambda, n, \ell_{\text{OR}}$):**

The setup algorithm takes as input the security parameter $\lambda$, the bit length, $n$, of the attribute vector and $\ell_{\text{OR}}$, the maximum OR-depth of the circuit. The algorithm runs $\mathcal{G}(1^\lambda, \kappa = \ell_{\text{OR}} + 1)$ and outputs a sequence of groups $\mathcal{G} = (\mathbb{G}_1, \ldots, \mathbb{G}_n)$ of prime order $p$ with canonical generators $g_1, \ldots, g_n$, where $g = g_1$. It chooses an exponent $\alpha \in \mathbb{Z}_p$ and group elements $h_1, \ldots, h_n$ at random. It then sets the keys as:

$$mpk = (\mathcal{G}, p, g_1, \ldots, g_n, g_\alpha, h_1, \ldots, h_n); msk = (g_{\kappa-1})^\alpha$$

**ABE.Enc($mpk, x \in \{0, 1\}^n, M \in \{0, 1\}$):**

The encryption algorithm takes as input the attribute vector $x$ and a message $M \in \{0, 1\}$. The encryption algorithm chooses a random $s \in \mathbb{Z}_p$ and sets $C_M = (g_s^s)^{\ell}$ if $M = 1$, otherwise $C_M = g_s^s$ for a random $r \in \mathbb{Z}_p$. Let $S \subseteq [n]$ be the set of $i$ such that $x_i = 1$. The ciphertext is

$$CT = (C_M, g^s, \forall i \in S C_i = h_i^s)$$

**ABE.KeyGen($msk, f = (n, q, A, B, \text{GateType})$):**

The key generation algorithm takes as input the master secret key $msk$ and a circuit description $f$. The circuit has $n + q$ wires with $n$ input wires, $q$ gates and the wire $n + q$ designated as the output wire.

To generate the secret key $k_f$, the key generation algorithm chooses random $r_1, \ldots, r_n \in \mathbb{Z}_p$ and $z_1, \ldots, z_n \in \mathbb{Z}_p$, where we think of the random values $r_w$ and $z_w$ as being associated with the input wire $w$. For each $w \in [n+q]\setminus[n]$, if $\text{GateType}(w) = \text{AND}$, it sets $r_w = r_A(w) + r_B(w)$, otherwise, it chooses $r_w \in \mathbb{Z}_p$ at random.

Next, the algorithm generates key components. The structure of the key components depends on whether $w$ is an input wire or an output of an OR gate. For AND gates, we do not need to give out any keys. The key components in each case are described below.

• **Input wire**

  By convention, if $w \in [n]$, then it corresponds to the $w$-th input. The key component is:

  $$K_{w,1} = g^{r_w} h_w^{r_w}, K_{w,2} = g^{-z_w}$$

• **OR gate**

  Suppose that $w \in \text{Gates}$ and that $\text{GateType}(w) = \text{OR}$. In addition, let $j = \text{depth}(w)$ be the OR-depth of the wire $w$. The algorithm chooses random $a_w, b_w \in \mathbb{Z}_p$. Then, the algorithm creates key components:

  $$K_{w,1} = g^{a_w}, K_{w,2} = g^{b_w}, K_{w,3} = g_j^{r_w - a_w r_A(w)}, K_{w,4} = g_j^{r_w - b_w r_B(w)}$$

In addition to these, the algorithm also creates a “header” component $K_H = (g_{\kappa-1})^{\alpha - r_n + q}$. The secret key $k_f$ consists of all these key components.

**ABE.Decrypt($k_f, CT$):**

The decryption algorithm takes as input a secret key $k_f$ for the circuit $f = (n, q, A, B, \text{GateType})$ and an input $x \in \{0, 1\}^n$. The algorithm first checks that $f(x) = 1$, and if not, it aborts.

The goal of decryption is to compute $g^x_{\kappa}$ using which $M$ can be obtained from $C_M$. Hence, first using the header component the algorithm computes

$$E' = e(K_H, g^s) = e(g_{\kappa-1}^{\alpha - r_n + q}, g^s) = g_{\kappa}^{s - r_n + q}$$
Now the goal is reduced to computing $g^{-r_w}$. The algorithm evaluates the circuit from input level to the output level. Consider the wire $w$ at OR-depth $j$. If $f_w(x) = 1$, then the algorithm computes $E_w = g^{r_w}$. If $f_w(x) = 0$, then nothing needs to be computed for that wire. The algorithm proceeds iteratively starting with computing $E_1$ and proceeds, in order, to compute $E_{n+q}$. Computing these values in order ensures that the computation on a wire with OR-depth $j - 1$ that evaluates to 1, will be defined before computing for a wire with OR-depth $j$.

We show how to compute $E_w$ for all $w$ where $f_w(x) = 1$, case-wise, according to whether the wire is an input, an OR gate or an AND gate.

- **Input wire**
  By convention, if $w \in [n]$, then it corresponds to the $w$-th input. Suppose $f_w(x) = 1$. The algorithm computes:
  
  $E_w = e(K_{w,1}, g^s) \cdot e(K_{w,2}, C_w) = e(g^{r_w}h_w^s, g^s) \cdot e(g^{-r_w}, h_w^s) = g_2^{s_{r_w}}$

- **OR gate**
  Consider a wire $w \in \text{Gates}$ with $\text{GateType}(w) = \text{OR}$. In addition, let $j = \text{OR-depth}(w)$ be the OR-depth of the wire $w$. The computation is performed if $f_w(x) = 1$. Note that in this case, at least one of $f_A(w)(x)$ and $f_B(w)(x)$ must be 1. If $f_A(w)(x) = 1$, the algorithm computes:
  
  $E_w = e(E_{A(w)}, K_{w,1}) \cdot e(K_{w,3}, g^s) = e(g_j^{s_{r_A(w)}}, g^{a_w}) \cdot e(g_j^{r_w-a_w-r_{A(w)}}, g^s) = g_j^{s_{r_w}}$

  Otherwise, $f_B(w)(x) = 1$ and the algorithm computes:

  $E_w = e(E_{B(w)}, K_{w,2}) \cdot e(K_{w,4}, g^s) = e(g_j^{s_{r_B(w)}}, g^{b_w}) \cdot e(g_j^{r_w-b_w-r_{B(w)}}, g^s) = g_j^{s_{r_w}}$

- **AND gate**
  Consider a wire $w \in \text{Gates}$ with $\text{GateType}(w) = \text{AND}$. In addition, let $j = \text{OR-depth}(w)$ be the depth of the wire $w$. The computation is performed if $f_w(x) = 1$. Note that in this case, $f_A(w)(x) = f_B(w)(x) = 1$. The algorithm computes:
  
  $E_w = E_{A(w)} \cdot E_{B(w)} = g_j^{s_{A(w)}} \cdot g_j^{s_{B(w)}} = g_j^{s_{r_w}}$

  If the output wire $f(x) = f_{n+q}(x) = 1$, then the algorithm would have computed $g_{n+q}^{s_{r_w}}$. It finally computes $E' \cdot E_{n+q} = g_{n+q}^{s_{r_w}}$. If $C_M = g_{n+q}^{s_{r_w}}$ output $M = 1$, otherwise output $M = 0$.

### D.1.2 Proof of ABE scheme

**Theorem D.1.** If there exists a PPT adversary $A$ that breaks the security of our ABE construction for circuit\textsuperscript{17} of OR-depth $\kappa - 1$ and input length $n$ with advantage $\epsilon(\lambda)$, then there exists a PPT algorithm $B$ that breaks the $\kappa$-Multilinear Decisional Diffie-Hellman assumption with advantage $\epsilon(\lambda)/2^n$.

**Proof.** The proof of this theorem is exactly the same as in \textsuperscript{GGH+13}, except for the KeyGen oracle which works in a similar manner to the Constraining oracle in our Free-AND scheme. The algorithm $B$ first receives a $\kappa = (\ell + 1)\text{-MDDH}$ challenge consisting of the group sequence description $\mathbb{G}$ and $g = g_1, g^{c_1}, \ldots, g^{c_{\ell+1}}$ along with $T$, where $T$ is either $g_\alpha^{\Pi_{i \in [\ell+1]} c_i}$ or a random group element in $\mathbb{G}_\kappa$.

**Setup:**

$B$ chooses an $x^* \in \{0, 1\}^n$ uniformly at random. Next, it chooses random $y_1, \ldots, y_n \in \mathbb{Z}_p$ and sets

$h_i = \begin{cases} g_i^{y_i} & \text{if } x_i^* = 1 \\ g_i^{y_i+c_1} & \text{if } x_i^* = 0 \end{cases}$

for $i \in [n]$ and $\beta \in \{0, 1\}$.

\textsuperscript{17}The circuits should also satisfy the properties specified in our Free-AND Constrained PRF scheme, but note that those are not restrictions; they are just for making the exposition of our scheme simpler.
It then sets \( g^g_k = g^\zeta \prod_{i \in [x]} c_i \) and \( g^g = g^{\zeta + 1} \), where \( \zeta \in \mathbb{Z}_p \) is chosen randomly.

**KeyGen phase:**
Suppose a query is made for a secret key for a circuit \( f = (n, q, A, B, \text{GateType}) \). If \( f(x^*) = 1 \), then \( B \) aborts. Otherwise, \( B \) generates key components for every wire \( w \), case-wise, according to whether \( w \) is an input wire or an OR gate as described below.

- **Input wire**
  By convention, if \( w \in [n] \), it corresponds to the \( w \)-th input.
  If \( x^*_w = 1 \), then \( B \) chooses \( \eta_w = r_w \) and \( \nu_w = z_w \) at random. The key components are:
  \[
  K_{w,1} = g^{r_w \eta_w} , K_{w,2} = g^{-z_w}
  \]
  If \( x^*_w = 0 \), then \( B \) implicitly sets \( r_w = c_1 c_2 + \eta_w, z_w = -c_2 + \nu_w \), where \( \eta_w, \nu_w \in \mathbb{Z}_p \) are randomly chosen elements. The key components are:
  \[
  (K_{w,1}, K_{w,2}) = \left( g^{c_1 c_2 + \eta_w} h_w^{c_2 + \nu_w} , g^{c_2 - \nu_w} \right) = \left( g^{c_2 y_w + \eta_w + (y_w + c_1) \nu_w} , g^{c_2 - \nu_w} \right)
  \]
  Note that these components can be generated by \( B \) from the components known to it.

- **OR gate**
  Suppose that \( w \in \text{Gates} \) and that \( \text{GateType}(w) = \text{OR} \). In addition, let \( j = \text{OR-depth}(w) \). In order to show that \( B \) can simulate all the key components, we shall additionally show the following property:

  **Property D.1.** For any gate \( w \in \text{Gates} \), \( B \) will be able to compute \( g^{f_j}_{j+1} \), where \( j = \text{OR-depth}(w) \).

  We will prove the above property through induction on the OR-depth \( j \); doing this will enable us to prove that \( B \) can compute all the key components required to give out the secret key. The base case of the input wires (\( j = 1 \)) follows as we know that for an input wire \( w \), \( B \) can compute \( g^{f_2}_{2j} \), where \( r_w \) is of the form \( \eta_w \) or \( c_1 c_2 + \eta_w \). We now proceed to show the computation of the key-components. In each case, we show that property ?? is satisfied.

  **CASE 1:** If \( f_w(x^*) = 1 \), then \( B \) chooses \( \psi_w = a_w, \phi_w = b_w \) and \( \eta_w = r_w \) at random. Then, \( B \) creates key components:
  \[
  K_{w,1} = g^{a_w} , K_{w,2} = g^{b_w} , K_{w,3} = g_{j}^{r_w - a_w - r_{A(w)}}, K_{w,4} = g_{j}^{r_w - b_w - r_{B(w)}}
  \]
  By virtue of property ??, since \( \text{OR-depth}(A(w)) = \text{OR-depth}(B(w)) = j - 1 \), by the induction hypothesis, we know that \( B \) can compute \( g^{f_{j-1}_{A(w)}} \) and \( g^{f_{j-1}_{B(w)}} \). Hence, \( B \) can compute the above key-components, as the remaining exponents were all chosen at random by \( B \). Further, since \( r_w \) was chosen by \( B \), \( g^{f_{j+1}}_{j+1} \) can be be computed for this wire, and hence property ?? holds for this wire as well (at OR-depth \( j \)).

  **CASE 2:** If \( f_w(x^*) = 0 \), then \( B \) implicitly sets \( r_w = c_1 \cdots c_{j+1} + \eta_w \), where \( \eta_w \in \mathbb{Z}_p \) is a randomly chosen element. Since \( \eta_w \) was chosen at random, note that \( g^{f_{j+1}}_{j+1} \) can be be computed for this wire (since \( g^{f_{j+1}}_{j+1} \) can be computed using \( j + 1 \) pairings of \( g^{c_m} \), \( 1 \leq m \leq j + 1 \)), and hence property ?? holds for this wire as well. For computing the key-components, the choices of \( a_w \) and \( b_w \) are done more carefully.

1. If the level before the current level consists of the inputs, then \( B \) would know the values of \( \eta_{A(w)} \) and \( \eta_{B(w)} \), since for input wires, these values are always chosen at random. In this case, \( B \) implicitly sets \( a_w = c_{j+1} + \psi_w \) and \( b_w = c_{j+1} + \phi_w \), where \( \psi_w, \phi_w \in \mathbb{Z}_p \) are randomly chosen elements. Then, \( B \) creates key components:
   \[
   K_{w,1} = g^{c_{j+1} + \psi_w} = g^{a_w} , K_{w,2} = g^{c_{j+1} + \phi_w} = g^{b_w},
   K_{w,3} = g_{j}^{\eta_w - c_{j+1} \cdot \eta_{A(w)} - \psi_w (c_1 \cdots c_j + \eta_{A(w)})} = g_{j}^{r_w - a_w - r_{A(w)}},
   K_{w,4} = g_{j}^{\eta_w - c_{j+1} \cdot \eta_{B(w)} - \psi_w (c_1 \cdots c_j + \eta_{B(w)})} = g_{j}^{r_w - b_w - r_{B(w)}}
   \]
   \( B \) is able to create the last two key components due to a cancellation. Since \( f_{A(w)}(x^*) = f_{B(w)}(x^*) = 0 \), \( B \) would have set \( r_{A(w)} = c_1 \cdots c_j + \eta_{A(w)} \) and \( r_{B(w)} = c_1 \cdots c_j + \eta_{B(w)} \).
2. Suppose the level before the current level consists of AND gates. Since \( f_{A(w)}(x^*) = 0 \), we have two cases: either one of \( f_A(x^*)_B \) and \( f_B(x^*)_B \) is zero, or both of them are zero. \( B \) sets \( a_w = c_{j+1} + \psi_w \) in the former case, and \( a_w = \frac{1}{2}c_{j+1} + \psi_w \) in the latter case, where \( \psi_w \in \mathbb{Z}_p \) is a randomly chosen element. Similarly, since \( f_B(x^*)_B = 0 \), we have two cases: either one of \( f_B(x^*)_B \) and \( f_B(x^*)_B \) must be zero, or both of them must be zero. \( B \) sets \( b_w = c_{j+1} + \phi_w \) in the former case, and \( b_w = \frac{1}{2}c_{j+1} + \phi_w \) in the latter case, where \( \phi_w \in \mathbb{Z}_p \) is a randomly chosen element. Then, \( B \) creates key components:

\[
K_{w,1} = g^a_w, \quad K_{w,2} = g^b_w, \quad K_{w,3} = g^j_{r_w - a_w - r_A(w)}, \quad K_{w,4} = g^j_{r_w - b_w - r_B(w)}
\]

We now show that these components can indeed be computed in every case. Note that the first two components can be computed in every case. Consider \( K_{w,3} \) (a similar argument holds for \( K_{w,4} \).

(a) Consider the first case, where one of \( f_A(x^*)_B \) and \( f_B(x^*)_B \) is zero. In particular, without loss of generality, assume that \( f_A(x^*)_B = 0 \) and \( f_B(x^*)_B = 1 \). Hence, \( A \) must have set \( r_A = c_1 \cdot \cdots \cdot c_j + \eta_A(w) \) and \( r_B = \eta_B(w) \). Since \( A(w) \) is an AND gate, we would have \( r_A = r_A(w) + r_B(w) = c_1 \cdot \cdots \cdot c_j + \eta_A(w) + \eta_B(w) \). Hence, we have:

\[
K_{w,3} = g^j_{\eta_w - (c_1 \cdots c_j + \eta_A(w)) - \psi_w(c_1 \cdots c_j + \eta_A(w)) + \eta_B(w)} = g^j_{r_w - a_w - r_A(w)}
\]

which can be computed as follows. Since \( A(w) \) is an AND gate, \( A(w) \) and \( B(w) \) must be OR gates, in which case, we would know the values of \( \eta_A(w) \) and \( \eta_B(w) \). Further, \( g^j_{c_1 \cdots c_j} \) can be computed using \( j \) pairings of \( g^m \), \( 1 \leq m \leq j \). Hence the key component can be computed.

(b) Consider the second case, where \( f_A(x^*)_B = f_B(x^*)_B = 0 \). Hence, \( B \) must have set \( r_A = c_1 \cdot \cdots \cdot c_j + \eta_A(w) \) and \( r_B = c_1 \cdot \cdots \cdot c_j + \eta_B(w) \). Since \( A(w) \) is an AND gate, we would have \( r_A = r_A(w) + r_B(w) = 2c_1 \cdot \cdots \cdot c_j + \eta_A(w) + \eta_B(w) \). Hence, we have:

\[
K_{w,3} = g^j_{\eta_w - \frac{1}{2}(c_1 \cdots c_j + \eta_A(w)) - \psi_w(c_1 \cdots c_j + \eta_A(w)) + \eta_B(w)} = g^j_{r_w - a_w - r_A(w)}
\]

which can be computed as outlined in the former case.

Thus, the four key components can be given out in every case.

- **AND gate**

Suppose that \( w \in \text{Gates} \) and that \( \text{GateType}(w) = \text{AND} \). Let \( j = \text{OR-depth}(w) \). \( B \) sets \( r_w = r_A(w) + r_B(w) \). Clearly, property ?? holds here as well, i.e., \( g^j_{r_{w+1}} = g^j_{r_A(w)} + g^j_{r_B(w)} \) can be be computed for this wire, since both \( g^j_{r_{w+1}} \) and \( g^j_{r_A(w)} \) are known due to property ??.

Finally, for the output wire \( w = n + q \), we will have \( r_{n+q} = c_1 \cdots c_n + \eta_{n+q} \). Now the header component \( K_H \) can be computed as \( g^\delta_{n-1} = g^\delta_{n-1} \).

**Challenge ciphertext:**

\( A \) chooses an attribute vector \( \tilde{x} \) at some point and gives it to \( B \). \( B \) first chooses \( M_b \in \{0,1\} \). Let \( S \subseteq \{0,1\} \) be the set of indices \( i \) such that \( \tilde{x}_i = 1 \). \( B \) now sets the challenge ciphertext as

\[
CT = (M_b \cdot T \cdot g^\delta \cdot g^a, \forall i \in S \; C_i = (g^a)^{y_b})
\]

When \( T = g^\prod_{i \in [s+1]} \), \( CT \) is an encryption of 1, otherwise it is an encryption of 0.

**Guess:**

If \( \tilde{x} = x^* \), \( B \) will output the same bit as \( A \) does as its guess. If \( \tilde{x} \neq x^* \), \( B \) outputs a random bit as its guess.

This completes the description of the adversary \( B \). We first note that in the case where \( T \) is part of a MDDH tuple, the real game and game executed by \( B \) are statistically indistinguishable. Secondly, in both cases (i.e., whether or not \( T \) is part of the MDDH tuple), as long as \( B \) does not abort, once again, the real game and game executed by \( B \) are statistically indistinguishable, except for the output of \( B \) on the challenge query \( x^* \). We now analyze the probability that \( B \)'s guess was correct. Let \( \delta' \) denote \( B \)'s output and let \( \delta \) denote whether \( T \) is an
MDDH tuple or not, $\delta, \delta' \in \{0, 1\}$. Now

$$\Pr[\delta' = \delta] = \Pr[\delta' = \delta|\text{abort}] \Pr[\text{abort}] + \Pr[\delta' = \delta|\overline{\text{abort}}] \Pr[\overline{\text{abort}}]$$

$$= \frac{1}{2} (1 - 2^{-n}) + \Pr[\delta' = \delta|\overline{\text{abort}}] \cdot (2^{-n})$$

$$= \frac{1}{2} (1 - 2^{-n}) + \left(\frac{1}{2} + \epsilon\right) \cdot (2^{-n})$$

$$= \frac{1}{2} + \epsilon \cdot (2^{-n})$$

The set of equations shows that the advantage of $\mathcal{B}$ is $\epsilon(\lambda)/2^n$. The second equation is true since the probability of $\mathcal{B}$ not aborting is $2^{-n}$. The third equation comes from the fact that the probability of the adversary winning conditioned on not aborting is the same as the original probability of winning. \qed