Cryptology ePrint Archive: Report 2013/878

Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs

Shaohua Tang and Bo Lv and Guomin Chen and Zhiniang Peng

Abstract: PMI+ is a Multivariate Quadratic (MQ) public key algorithm used for encryption and decryption operations, and belongs to post quantum cryptography.We designs a hardware on FPGAs to efficiently implement PMI+ in this paper.Our main contributions are that,firstly, a hardware architecture of encryption and decryption of PMI+ is developed, and description of corresponding hardware algorithm is proposed;secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel;and thirdly, an optimized implementation for core module, including optimized large power operation, is achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement.It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.6MHz,and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 37.04MHz.

Category / Keywords: implementation / Multivariate Quadratic (MQ) Public Key Algorithm, PMI+ Encryption and Decryption, Hardware Implementation, FPGA, Optimized Large Power Operation

Original Publication (in the same form): ISPEC 2014
DOI:
10.1007/978-3-319-06320-1_15

Date: received 30 Dec 2013, last revised 20 May 2014

Contact author: csshtang at scut edu cn

Available format(s): PDF | BibTeX Citation

Version: 20140520:085256 (All versions of this report)

Discussion forum: Show discussion | Start new discussion


[ Cryptology ePrint archive ]