Paper 2013/603

Invariance-Based Concurrent Error Detection for Advanced Encryption Standard

Xiaofei Guo and Ramesh Karri

Abstract

Naturally occurring and maliciously injected faults reduce the reliability of Advanced Encryption Standard (AES) and may leak confidential information. We developed an invariance-based concurrent error detection (CED) scheme which is independent of the implementation of AES encryption/decryption. Additionally, we improve the security of our scheme with Randomized CED Round Insertion and adaptive checking. Experimental results show that the invariance-based CED scheme detects all single-bit, all single-byte fault, and 99.99999997% of burst faults. The area and delay overheads of this scheme are compared with those of previously reported CED schemes on two Xilinx Virtex FPGAs. The hardware overhead is in the 13.2-27.3% range and the throughput is between 1.8-42.2Gbps depending on the AES architecture, FPGA family, and the detection latency. One can im- plement our scheme in many ways; designers can trade off performance, reliability, and security according to the available resources.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. ACM/IEEE Design Automation Conference, pp. 573-578, Jun. 2012
Keywords
Concurrent error detectionDifferential fault analysisFault attack
Contact author(s)
xg243 @ nyu edu
History
2013-09-23: revised
2013-09-23: received
See all versions
Short URL
https://ia.cr/2013/603
License
Creative Commons Attribution
CC BY

BibTeX

@misc{cryptoeprint:2013/603,
      author = {Xiaofei Guo and Ramesh Karri},
      title = {Invariance-Based Concurrent Error Detection for Advanced Encryption Standard},
      howpublished = {Cryptology {ePrint} Archive, Paper 2013/603},
      year = {2013},
      url = {https://eprint.iacr.org/2013/603}
}
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.