Cryptology ePrint Archive: Report 2012/180

Yet Another SHA-3 Round 3 FPGA Results Paper

Brian Baldwin and William P. Marnane

Abstract: The NIST run SHA-3 competition is nearing completion. Currently in its final round, the five remaining competitors are still being examined in hardware, software and for security metrics in order to select a final winner. While there have been many area and speed results reported, one such metric that does not appear to be covered in very great detail is that of power and energy measurements on FPGA. This work attempts to add some new results to this section, namely, measured area, power, energy and iteration time results thereby giving NIST further metrics on which to base their selection decision.

Category / Keywords: implementation / SHA-3, FPGA, Power, Energy

Publication Info: none

Date: received 4 Apr 2012

Contact author: brianb at rennes ucc ie

Available formats: PDF | BibTeX Citation

Version: 20120411:161401 (All versions of this report)

Discussion forum: Show discussion | Start new discussion