Cryptology ePrint Archive: Report 2011/155

High-speed Hardware Implementation of Rainbow Signatures on FPGAs

Shaohua Tang and Haibo Yi and Huan Chen and Guomin Chen and Jintai Ding

Abstract: We propose a new efficient hardware implementation of Rainbow signature scheme. We enhance the implementation in three directions. First, we develop a new parallel hardware design for the Gaussian elimination to solve a n*n linear system with only n clock cycles. Second, a novel multiplier was designed to speed up multiplication of three elements over a finite field. Third, we further optimize the parallelization process of the hardware to generate the Rainbow signature. By integrating these optimizations, we build a new hardware implementation, which takes only 198 clock cycles to generate a Rainbow signature, a new record in generating digital signatures and four times faster than the 804-clock-cycle Balasubramanian-Bogdanov-Carter-Ding-Rupp design with similar parameters.

Category / Keywords: Multivariate Public Key Cryptosystems (MPKCs), Field-Programmable Gate Array (FPGA), digital signature, Rainbow, finite field, Gaussian elimination.

Date: received 28 Mar 2011, last revised 5 Apr 2011, withdrawn 30 Jun 2011

Contact author: shtang at IEEE org;haibo yi87@gmail com;huangege@qq com;sarlmolapple@gmail com;jintai ding@mail uc edu

Available format(s): (-- withdrawn --)

Version: 20110630:124050 (All versions of this report)

Short URL: ia.cr/2011/155

Discussion forum: Show discussion | Start new discussion