Cryptology ePrint Archive: Report 2009/603

An FPGA Technologies Area Examination of the SHA-3 Hash Candidate Implementations

Brian Baldwin and William P. Marnane

Abstract: This paper presents an examination of the different FPGA architectures used to implement the various hash function candidates for the currently ongoing NIST-organised SHA-3 competition~\cite{Sha3NIST}. This paper is meant to be used as both a quick reference guide used in conjunction with the results table~\cite{Sha3zoo} as an aid in finding the ”best-fit” FPGA for a particular algorithm, as well as a helpful guide for explaining the many different terms and measurement units used in the various FPGA packages.

Category / Keywords: implementation / hash functions, SHA-3, FPGA, Xilinx, Altera

Publication Info: none

Date: received 7 Dec 2009

Contact author: brianb at rennes ucc ie

Available formats: PDF | BibTeX Citation

Version: 20091209:220941 (All versions of this report)

Discussion forum: Show discussion | Start new discussion