eprint.iacr.org will be offline for approximately an hour
for routine maintenance at 11pm UTC on Tuesday, April 16. We lost some data between
April 12 and April 14, and some authors have been notified that they need to resubmit their papers.
You are looking at a specific version 20090407:112953 of this paper.
See the latest version.
Paper 2009/159
Hardware Implementation of the SHA-3 Candidate Skein
Stefan Tillich
Abstract
Skein is a submission to the NIST SHA-3 hash function competition which has been optimized towards implementation in modern 64-bit processor architectures. This paper investigates the performance characteristics of a high-speed hardware implementation of Skein with a 0.18\,\textmu}m standard-cell library and on different modern FPGAs. The results allow a first comparison of the hardware performance figures of full Skein with other SHA-3 candidates.
Metadata
- Available format(s)
-
PDF
- Category
- Implementation
- Publication info
- Published elsewhere. First publication via eprint.
- Keywords
- SHA-3Skeinhigh-speedhardwarestandard-cell libraryFPGA
- Contact author(s)
- Stefan Tillich @ iaik tugraz at
- History
- 2009-04-07: received
- Short URL
- https://ia.cr/2009/159
- License
-
CC BY
